An integrated circuit (IC) for driving a light emitting semiconductor device is provided. The IC includes an input stage configured to receive a first input signal with a first differential pair of bipolar transistors and a second input signal with a second differential pair of bipolar transistors and to provide a pre-driver output signal being a superposition of the first input signal and the second input signal and an output stage including a third differential pair of bipolar transistors for receiving the pre-driver output signal of the input stage and for driving the light emitting semiconductor device in response to the pre-driver output signal, wherein the IC is configured to pre-distort the pre-driver output signal of the input stage so as to compensate a signal distortion of the output stage.
|
8. An apparatus suitable for generating an output voltage with output signal pre-distortion, comprising:
a current mode logic (cml) output circuit including a cml pre-driver stage, and a cml output stage, the cml output circuit configured to receive differential voltages VIN1 and VIN2, and perform superposition to generate an output voltage vout with output signal pre-distortion;
the cml pre-driver stage configured to receive VIN1 and VIN2, and to generate a pre-driver output voltage VIN3 with pre-distortion corresponding to a superposition of VIN1 and VIN2, and including:
a first differential pair of bipolar transistors having a first pair of differential input terminals coupled to receive VIN1, and having a first pair of differential output nodes; and
a second differential pair of bipolar transistors having a second pair of differential input terminals coupled to receive VIN2, and having a second pair of differential output nodes;
the first and second differential output nodes both connected to respective pre-driver differential output terminals; and
first and second pre-driver load transistors coupled between a supply rail, and respective ones of the first differential output nodes, and respective ones of the second differential output nodes;
the first differential pair of transistors generating a corresponding output current iout1 linearly related to VIN1;
the second differential pair of transistors generating a corresponding output current iout2 linearly related to VIN2; and
the first and second pre-driver load transistors generating at the pre-driver output terminals the pre-driver output voltage VIN3 corresponding to a pre-driver output current iout,pre that is a superposition of iout1 and iout2; and
the cml output stage configured to receive VIN3, and to generate vout with output pre-distortion, and including
a third differential pair of bipolar transistors having a pair of input terminals connected to the pre-driver output terminals to receive VIN3, and having a third pair of differential output nodes connected to output stage differential output terminals OUTp and OUTn;
first and second output load components coupled between a supply rail, and respective ones of the third differential output nodes;
the third differential pair of transistors, the first and second pre-driver load transistors, and the first and second output load components configured such the third differential pair of transistors generates an output current iout corresponding to a linear conversion of the pre-driver output current iout,pre, so that the output stage generates vout at the differential output stage terminals OUTp and OUTn as a linear function of VIN1 and VIN2, with output signal pre-distortion.
1. A system, comprising:
a pre-distortion input buffer circuit that receives a drive signal and generates differential voltages VIN1 and VIN2 that when combined by superposition provide output signal pre-distortion; and
a current mode logic (cml) output circuit configured to receive VIN1 and VIN2, and perform superposition to generate an output voltage vout with output signal pre-distortion, including:
a pre-driver stage configured to receive VIN1 and VIN2, and to generate a pre-driver output voltage VIN3 with pre-distortion corresponding to a superposition of VIN1 and VIN2, and including:
a first differential pair of bipolar transistors having a first pair of differential input terminals coupled to receive VIN1, and having a first pair of differential output nodes; and
a second differential pair of bipolar transistors having a second pair of differential input terminals coupled to receive VIN2, and having a second pair of differential output nodes;
the first and second differential output nodes both connected to respective pre-driver differential output terminals; and
first and second pre-driver load transistors coupled between a supply rail, and respective ones of the first differential output nodes, and respective ones of the second differential output nodes;
the first differential pair of transistors generating a corresponding output current iout1 linearly related to VIN1;
the second differential pair of transistors generating a corresponding output current iout2 linearly related to VIN2; and
the first and second pre-driver load transistors generating at the pre-driver output terminals the pre-driver output voltage VIN3 corresponding to a pre-driver output current iout,pre that is a superposition of iout1 and iout2; and
an cml output stage configured to receive VIN3, and to generate vout with output pre-distortion, and including
a third differential pair of bipolar transistors having a pair of input terminals connected to the pre-driver output terminals to receive VIN3, and having a third pair of differential output nodes connected to output stage differential output terminals OUTp and OUTn;
first and second output load components coupled between a supply rail, and respective ones of the third differential output nodes;
the third differential pair of transistors, the first and second pre-driver load transistors, and the first and second output load components configured such the third differential pair of transistors generates an output current iout corresponding to a linear conversion of the pre-driver output current iout,pre, so that the output stage generates vout at the differential output stage terminals OUTp and OUTn as a linear function of VIN1 and VIN2, with output signal pre-distortion.
2. The system of
the first differential pair of transistors are each coupled to respective first degeneration resistors; and
the second differential pair of transistors are each coupled to respective second degeneration resistors.
3. The system of
4. The system of
a first buffer amplifier coupled at an input to respective ones of the first and second differential output nodes, and coupled at an output to a respective one of the pre-driver output terminals; and
a second buffer amplifier coupled at an input to respective other ones of the first and second differential output nodes, and coupled at an output to a respective other one of the pre-driver output terminals;
such that the first and second buffer amplifiers receive VIN3, and generate a corresponding buffered VIN4; and
such that the cml output stage receives the buffered voltage VIN4.
5. The system of
6. The system of
a delay circuit that receives the drive signal, and generates a delayed differential voltage VIN1; and
a pulse generation circuit that that receives the drive signal, and generates the differential voltage VIN2 as pre-distortion pulses.
7. The system of
9. The apparatus of
the first differential pair of transistors are each coupled to respective first degeneration resistors; and
the second differential pair of transistors are each coupled to respective second degeneration resistors.
10. The apparatus of
11. The apparatus of
a first buffer amplifier coupled at an input to respective ones of the first and second differential output nodes, and coupled at an output to a respective one of the pre-driver output terminals; and
a second buffer amplifier coupled at an input to respective other ones of the first and second differential output nodes, and coupled at an output to a respective other one of the pre-driver output terminals;
such that the first and second buffer amplifiers receive VIN3, and generate a corresponding buffered VIN4; and
such that the cml output stage receives the buffered voltage VIN4.
12. The apparatus of
13. The apparatus of
a delay circuit that receives the drive signal, and generates a delayed differential voltage VIN1; and
a pulse generation circuit that that receives the drive signal, and generates the differential voltage VIN2 as pre-distortion pulses.
14. The apparatus of
|
This application claims priority from German Patent Application No. 10 2009 018 696.4, filed Apr. 23, 2009, which is hereby incorporated by reference for all purposes.
The invention relates to an output driver and, more particularly, an output driver for an light emitting diode (LED).
In communication systems, data may be optically transmitted through optical fibers. Electro-optical data converters are used for converting electrical data signals into optical signals. Differential non-return to zero (NRZ) formats are used at data rates of about 10 Gbps and beyond. Signal shaping techniques have to be applied for compensating deficiencies and inherent non-idealities of transmission media, as for example frequency dependent losses. In order to reduce power consumption, power supply levels are reduced.
Electro-optical data converters may include a driver and a light emitting semiconductor device as for example a VCSEL (Vertical Cavity Surface Emitting Laser) diode. VCSELs are often used as light emitting semiconductor devices. A VCSEL's circular beam is easily coupled with a fiber. This is mainly due to the characteristic of VCSEL diodes as a surface emission rather than edge emission device and they are known for their excellent power efficiency and durability. Accordingly, VCSEL diodes are widely used in low cost optical transmission systems. However, in high data rate transmission systems, the VCSEL diodes show some drawbacks. For the typical driving circuits, the VCSEL diodes represent a significantly high capacitance and the asymmetric turn on and turn off behavior often results in asymmetric optical eye plots. In order to optimize the bit error rate of the optical transmission link, it is desired to maximize the horizontal and vertical opening of the optical eye plot, i.e. to make the optical eye plot more symmetric. Existing VCSEL drivers therefore introduce output current peaking for steeper optical edges and a threshold adjustment capability in order to correct the eyes crossing point. Both enhancements increase the eye opening, but they fail to render the optical output eye more symmetric. A symmetric optical output eye represents the optimal solution for maximization of vertical and horizontal eye opening thereby minimizing the bit error rate. Theoretical and experimental studies have shown that symmetric optical eyes can be achieved by driving the VCSEL diode with a pre-distorted current signal showing single-sided or asymmetric current peaking. Such a solution is for example described in “A 20 Gb/s VCSEL Driver with Pre-Emphasis and Regulated Output Impedance in 0.13 μm CMOS, by D. Kucharski, Y. Kwark, D. Kuchta et al. This prior art solution superimposes a current peak to the tail current of the output driver, thereby creating an undershoot on its output signal. Both, the width and the height of the undershoot are fixed. The width of the undershoot is limited to the bit width of the input signal. By superimposing the peak current to the driver's tail current the output common mode and the crossing point of the output eye are shifted. Due to its single-sided and fixed peak value implementation, this solution does not allow a flexible adjustment to accommodate different data rates, different VCSEL diode parameters and to compensate the influence of the transmission media and the optical sub assembly.
where VT is the temperature voltage VT=k T/e with T being the absolute temperature and e the elementary charge. The output voltage can then be determined as:
With RL=RL3=RL4. This means that VOUT is a non-linear function of VIN2. However, as long as the input voltage swing of VIN2 exceeds approximately two times VT, the tail current I2 is completely switched from one branch (e.g. Q3) of the differential pair Q3, Q4 to the other side (e.g. Q4). Only for this condition VIN>2 VT, the output voltage VOUT approximates a linear function of I2, i.e. VOUT=RL*I2.
Accordingly, an apparatus for driving a light emitting semiconductor device is provided. In one aspect of the invention, the apparatus comprises an input stage which is configured to receive a first input signal with a first differential pair of bipolar transistors and a second input signal with a second differential pair of bipolar transistors. The input stage is further configured to provide a pre-driver output signal being a superposition of the first input signal and the second input signal.
The apparatus may also comprise an output stage. The output stage may also be configured to drive the light emitting semiconductor device in response to the pre-driver output signal. The output stage may feed an output current to the light emitting semiconductor device in response to the pre-driver output signal. The output stage may comprise a third differential pair of bipolar transistors adapted to receive the pre-driver output signal of the input stage. In one aspect of the invention, the input stage may be configured to pre-distort the pre-driver output signal so as to compensate a distortion of the output stage. This aspect provides that an output signal of the output stage for driving the light emitting semiconductor device is a linear function of the pre-driver output signal. This reduces signal distortion of the driving signal for the light emitting semiconductor device.
The first and the second differential pair of bipolar transistors of the input stage may be coupled to degeneration resistors. This provides that the pre-driver output signal is a linear function of the first input signal and the second input signal, except the pre-distortion applied for compensating the distortion of the output stage. The pre-driver should then be adapted to pre-distort the input signal in a manner which is the inverse function of the distortion of the output stage. The first and the second differential pair of bipolar transistors of the input stage may therefore be coupled to a transistor load. The transistor load may be bipolar transistors. The load may be a diode load. The diode load may then be a transistor diode load, i.e. for example bipolar transistors in diode coupled configuration. The load may also be transistors in a common base structure. The load transistors may then be coupled with their bases to a common reference voltage level. The first and second differential pair may share the same load. The diode load or transistor (diode or common base) load can then serve to provide an appropriate pre-distortion. These aspects of the invention provide a trans-linear driver topology. The degeneration resistors coupled to the differential pairs of the input stage serve to establish a linear relationship between the output current of the input stage and the first and the second input voltages. Furthermore, the transistor load (e.g. diode coupled or in common base structure) coupled to the differential pairs, provides that the input voltage for the output stage is pre-distorted. Pre-distorting provides an overall linear relationship between the input signals to the input stage and the output signals (output voltage and/or output currents) of the output stage. The apparatus according to these aspects of the invention has less distortion and higher versatility than prior art devices.
The first input voltage and the second input voltage may advantageously be generated in a specific buffer stage for compensating negative line properties or non-ideal characteristics of the light emitting semiconductor device. The apparatus may then further comprise a delay buffer for delaying a driving signal for the light emitting semiconductor device. The delay buffer may be configured to generate the first input signal as a delayed version of the driving signal. The buffer stage may also comprise a pulse generation stage which is coupled in parallel to the delay buffer and adapted to selectively produce positive and negative pulses. Theses pulses may advantageously start concurrently with respective positive and negative edges of the first input signal. The pulses may then be used as the second input signal. The first input signal and the second input signal may then be fed to the first and second differential pair of the input stage. Accordingly, an apparatus according to these aspects of the invention is capable of generating over- and undershoot having a completely independent adjustment of peak width and height for both, the over- and the undershoot. The apparatus may therefore include a wave shaping circuitry which may comprise two major building blocks, the over- and undershoot generating stage (pulse generation stage) and a delay buffer connected in parallel to the pulse generation stage. The delay buffer is adapted to apply basically the same signal delay to the input signal as the pulse generation stage, such that the pulses produced by the pulse generation stage occur concurrently with the edges of the of the input signal. The main purpose of the delay buffer consists in delaying the input signal, such that a predetermined phase relationship between the output signal of the delay buffer (first input signal) and the output signal of the pulse generation circuit (second input signal) is established. The delay buffer can also be used to adjust the level of the input signal. The driving signal may have a substantially rectangular alternating waveform. The output of both stages (the delay buffer and the pulse generation stage) are superimposed, which may consist in a summing operation of the two output signals (e.g. voltages or currents) to represent the final output signal. The pulse generation stage may be adapted to produce short peaks with a controlled width and a controlled height at every edge of the input signal and falls back to zero in-between the peaks. This embodiment may preferably be used for driving VCSEL. However, it may also be advantageously applied to other kinds of semiconductor light emitting devices. A technology for implementing the present invention may be a bipolar or BICMOS technology.
In an embodiment, the apparatus may comprise a low impedance driving stage coupled between the input stage and the output stage for buffering the pre-driver output signal of the input stage. The output stage is then decoupled from the input stage, which provides an improved performance. The buffer or low impedance driving stage may comprise bipolar transistors coupled as emitter followers so as to serve as the low impedance driving stage and a level shifter. The distortion of the second input voltage may then further be reduced by the gain of the bipolar transistors. Furthermore, the level shift can provide more voltage headroom at the output terminals of the output stage. This allows lower supply voltage levels to be used for the apparatus.
In an aspect of the invention, a method of driving a light emitting semiconductor device is provided. A pre-driver output signal of a differential pair of bipolar transistors of an input stage may be pre-distorted so as to compensate a distortion of an output stage. The pre-distorted pre-driver output signal may then be applied (or fed) to the output stage for driving the light emitting semiconductor device. This provides that the output signals of the output stage can be a linear function of the input signal of the input stage. Pre-distortion may be provided by using a diode load, in particular a transistor diode load for a differential pair of bipolar transistors in the input stage. The output stage may then also include a differential pair of bipolar transistors. Degeneration resistors may also be used in the input stage.
The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and the specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
The input stage 6 also includes a second differential pair of bipolar transistors Q3, and Q4. The emitters of the transistors Q3, and Q4 of the second differential pair are coupled to degeneration resistors RE3, and RE4, respectively. The other sides of degeneration resistors RE3, RE4 are coupled together and to tail current source I2. The finite impedance of tail current source I2 is indicated as ZI2. The collectors of transistors Q3, Q4 of the second differential pair are coupled to diode loads. In this embodiment, the second differential pair Q3, Q4 is coupled to the same loads as the first differential pair Q1, Q2, The first differential pair Q1, Q2 and the second differential pair Q3, Q4 share the same load. This load is a diode load, in particular a load which is implemented with two diode coupled bipolar transistors. The load may also be implemented with a common-base structure. The load transistors may then be coupled with their bases to a common reference voltage.
The output stage 7 includes a third differential pair of bipolar transistors Q5, Q6. The emitters of the bipolar transistors Q5, Q6 of the third differential stage are directly and commonly coupled to tail current source I3. The finite impedance of this current source is indicated as ZI3. The loads of output stage 7 are two load resistors RL3 and RL4 in this embodiment which are coupled to the collectors of bipolar transistors Q5, Q6 of the output stage 7. In an advantageous aspect, there may be a different load, which may not be resistive. The output stage 7 may especially used for driving currents through light emitting semiconductor devices. For example, the output stage may be used for driving VCSELs. The load may then be a VCSEL instead of the shown resistor (s). The output nodes OUTp, OUTn are the output nodes of the third differential pair Q5, Q6. The voltage difference between the output nodes OUTn, OUTp of the third differential stage is the output voltage VOUT, which may be used for driving a light emitting semiconductor device as for example a VCSEL.
The driver topology shown in
with VIn1<<RE*I1 and RE=RE1=RE2. The second differential pair Q3, Q4 in parallel to the first differential pair is also emitter-degenerated through emitter resistors RE3, RE4. This provides that also the output current IOUT2 of the second differential pair linearly depends on the second input voltage VIN2:
with VIN2<<RE*I2 and RE=RE3=RE4. The resulting input stage current (or pre-driver) current IOUT,PRE is then:
IOUT,PRE=IOUT1+IOUT2. (5)
And the average input stage current IOUT,PRE,AVG is
Transistors Q7, Q8 are coupled to serve as loads for the input stage. These transistor diodes generate a pre-distorted input voltage VIN3 (pre-driver output voltage) for the output stage 7. The result is a linear conversion of the current IOUT,PRE of the input stage into the current IOUT=IQ5−IQ6 of the output stage. The output current IOUT in the output stage is a non-linear function of the input voltage VIN3 of the output stage:
with RL=RL3=RL4. VIN3 obeys the following relationship:
VIN3=(VBE+ΔV)−(VBE−ΔV) (8)
with VBE7=VBE8=VBE and ΔV being the input voltage change. There is further the relationship:
which can be used in the previous equation. This results in
where ΔI is the output current change corresponding to ΔV. This provides that
The inverse function of the hyperbolic function is:
with x=ΔI/IOUT,PRE,AVG. This provides that the output voltage is a linear function of the first input voltage VIN1 and the second input voltage VIN2, since IOUT1 and IOUT2 are linear functions of the input voltages VIN1 and VIN2:
The last equation shows that IOUT is linearly controlled through the superimposed current IOUT,PRE,AVG. The input stage provides a pre-distortion being the inverse function of the distortion of the output stage. This can be implemented with a load in the input stage being of the same type as the input devices of the output stage. Therefore, versatile signal shaping of the output signal is available by merely applying arbitrary driving signals LD to the apparatus. The embodiments of the invention provide that overlay input voltages VIN1, VIN2 will always drive the output driver in linear mode. Transistors Q5, Q6 of the third differential pair in the output stage 7 are never completely turned off or reversely biased. This minimizes signal distortion and common mode ripple. Furthermore, the capacitive load for the input stage 6 is smaller than for prior art drivers. Therefore, the driver according to the invention supports larger bandwidths and higher data rates.
IB8=IB6/β (16)
IB9−IB5/β (17)
Distortion of the wave-shaped voltage VIN2 due to load currents IB5, IB6 is reduced by the current gain β. VIN3 is converted into a voltage VINI4 of identical shape by the emitter followers Q9, Q10. VIN4 drives the output stage 7. Therefore, the output currents IQ5, IQ6, IOUT can be increased without increasing the level of wave-shape distortion. Furthermore, a bias level shift between the pre-driver (input stage 6) and the output stage 7 is performed. This provides that the output stage 7 has a lower bias voltage level (at the bases of Q5, Q6) and can therefore be supplied with a lower supply voltage level for the same voltage headroom.
Having thus described the present invention by reference to certain of its preferred embodiments, it is noted that the embodiments disclosed are illustrative rather than limiting in nature and that a wide range of variations, modifications, changes, and substitutions are contemplated in the foregoing disclosure and, in some instances, some features of the present invention may be employed without a corresponding use of the other features. Accordingly, it is appropriate that the appended claims be construed broadly and in a manner consistent with the scope of the invention.
Bock, Andreas, Muentefering, Dirk
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
4808853, | Nov 25 1987 | TriQuint Semiconductor, Inc.; TRIQUINT SEMICONDUCTOR, INC , 4900 S W GRIFFITH DRIVE, P O BOX 500, BEAVERTON, OREGON 97077, AN OREGON CORP | Tristate output circuit with selectable output impedance |
4918336, | May 19 1987 | Gazelle Microcircuits, Inc. | Capacitor coupled push pull logic circuit |
5034687, | Oct 16 1989 | NXP B V | Signature indicating circuit |
5483194, | Nov 02 1993 | IPG Electronics 504 Limited | Differential current mode amplifier device |
5589791, | Jun 09 1995 | Analog Devices, Inc.; Analog Devices, Inc | Variable gain mixer having improved linearity and lower switching noise |
6388502, | Jul 27 2000 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor integrated circuit |
6532245, | Oct 28 1999 | International Business Machines Corporation | Vertical cavity surface emitting laser (VCSEL) driver with low duty cycle distortion and digital modulation adjustment |
6597209, | Nov 02 1998 | Fujikura Ltd. | Semiconductor laser driving circuit |
6618406, | Jun 29 1998 | Kabushiki Kaisha Toshiba | Optical semiconductor diode driver circuit and optical tranceiver module |
6778569, | Nov 15 2001 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Optical source driver with improved input stage |
6792019, | Feb 28 2002 | Texas Instruments Incorporated | Driver with tail currents in discrete subranges |
6850104, | Mar 10 2003 | Texas Instruments Incorporated | Master-slave latch with transparent mode |
6879608, | Mar 31 2003 | Qualcomm Incorporated | High compliance laser driver |
7136317, | Aug 10 2005 | GLOBALFOUNDRIES U S INC | DRAM with self-resetting data path for reduced power consumption |
7256625, | Oct 28 2003 | VIA Technologies, Inc. | Combined output driver |
7639043, | Oct 05 2007 | Winbond Electronics Corp. | LVDS receiver circuit |
7679395, | Sep 15 2008 | Integrated Device Technology, Inc. | Low-loss impedance-matched source-follower for repeating or switching signals on a high speed link |
8009709, | Apr 25 2008 | Lumentum Operations LLC | DC coupled driver with active termination |
8125273, | Apr 23 2009 | Texas Instruments Incorporated | Apparatus and method for driving an LED |
8228962, | Jan 23 2009 | Nvidia Denmark ApS | Low power drive circuit |
20070159248, | |||
20080253414, | |||
20090268767, | |||
20100295615, | |||
20100295617, | |||
20120213237, | |||
20120306387, | |||
DE102005057756, | |||
DE4138661, | |||
GB2308032, | |||
WO233858, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 21 2010 | Texas Instruments Deutschland GmbH | (assignment on the face of the patent) | / | |||
Jul 14 2010 | MUENTEFERING, DIRK | Texas Instruments Deutschland GmbH | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 028746 | /0444 | |
Jul 14 2010 | BOCK, ANDREAS | Texas Instruments Deutschland GmbH | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 028746 | /0444 | |
Feb 15 2021 | Texas Instruments Deutschland GmbH | Texas Instruments Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 055314 | /0255 |
Date | Maintenance Fee Events |
Jul 16 2019 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Jul 21 2023 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Feb 23 2019 | 4 years fee payment window open |
Aug 23 2019 | 6 months grace period start (w surcharge) |
Feb 23 2020 | patent expiry (for year 4) |
Feb 23 2022 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 23 2023 | 8 years fee payment window open |
Aug 23 2023 | 6 months grace period start (w surcharge) |
Feb 23 2024 | patent expiry (for year 8) |
Feb 23 2026 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 23 2027 | 12 years fee payment window open |
Aug 23 2027 | 6 months grace period start (w surcharge) |
Feb 23 2028 | patent expiry (for year 12) |
Feb 23 2030 | 2 years to revive unintentionally abandoned end. (for year 12) |