An electronic receiver may comprise nonlinear distortion modeling circuitry, interference estimation circuitry, and sequence estimation circuitry. The receiver may receive an orthogonal frequency division multiplexing (OFDM) symbol in the form of an electromagnetic signal. The nonlinear distortion modeling circuitry may generate a nonlinear distortion model that models nonlinear distortion introduced to the received electromagnetic signal en route to the sequence estimation circuitry. The interference estimation circuitry may estimate inter-subcarrier interference present in the received OFDM symbol based on the generated nonlinear distortion model. The estimating of the inter-subcarrier interference may comprise applying the nonlinear distortion model to one or more candidate vectors generated by the sequence estimation circuitry. The sequence estimation circuitry may sequentially process a plurality of received virtual subcarrier values of the OFDM symbol using the estimated inter-subcarrier interference.

Patent
   9270512
Priority
Jun 06 2014
Filed
Nov 14 2014
Issued
Feb 23 2016
Expiry
Jun 06 2034
Assg.orig
Entity
Large
2
272
currently ok
1. A receiver comprising:
an analog front end circuit operable to receive a nonlinearly distorted orthogonal frequency division multiplexed (OFDM) symbol that is a result of a plurality of symbols transmitted on a plurality of subcarriers;
nonlinear distortion modeling circuitry operable to generate a model of nonlinear distortion introduced to said OFDM symbol by a transmitter, wherein:
a result of said nonlinear distortion is inter-subcarrier interference in said received OFDM symbol; and
said model of said nonlinear distortion is a digital clipping model; and circuitry operable to:
iteratively calculate metrics based on said received OFDM symbol and said model of nonlinear distortion; and
determine values of said symbols based on said metrics.
10. A method comprising:
in a receiver:
receiving, by an analog front end circuit, a nonlinearly distorted orthogonal frequency division multiplexed (OFDM) symbol that is a result of a plurality of symbols transmitted on a plurality of subcarriers;
generating, by nonlinear distortion modeling circuitry, a model of nonlinear distortion introduced to said OFDM symbol by a transmitter, wherein:
a result of said nonlinear distortion is inter-subcarrier interference in said received OFDM symbol; and
said model of said nonlinear distortion is a digital clipping model;
iteratively calculating, by circuitry of said receiver, metrics based on said received OFDM symbol and said model of nonlinear distortion; and
determining, by circuitry of said receiver, values of said symbols based on said metrics.
19. A receiver comprising:
an analog front end circuit operable to receive a nonlinearly distorted orthogonal frequency division multiplexed (OFDM) symbol that is a result of a plurality of symbols transmitted on a plurality of subcarriers;
nonlinear distortion modeling circuitry operable to generate a model of nonlinear distortion introduced to said OFDM symbol by a transmitter, wherein:
a result of said nonlinear distortion is inter-subcarrier interference in said received OFDM symbol;
said model of said nonlinear distortion is stored in memory of said receiver as a look-up table; and
said look-up table is indexed based on a transmitted signal power parameter; and
circuitry operable to:
iteratively calculate metrics based on said received OFDM symbol and said model of nonlinear distortion; and
determine values of said symbols based on said metrics.
26. A method comprising:
in a receiver:
receiving, by an analog front end circuit, a nonlinearly distorted orthogonal frequency division multiplexed (OFDM) symbol that is a result of a plurality of symbols transmitted on a plurality of subcarriers;
generating, by nonlinear distortion modeling circuitry, a model of nonlinear distortion introduced to said OFDM symbol by a transmitter, wherein:
a result of said nonlinear distortion is inter-subcarrier interference in said received OFDM symbol;
said model of said nonlinear distortion is stored in memory of said receiver as a look-up table; and
said look-up table is indexed based on a transmitted signal power parameter; and
iteratively calculating, by circuitry of said receiver, metrics based on said received OFDM symbol and said model of nonlinear distortion; and
determining, by circuitry of said receiver, values of said symbols based on said metrics.
2. The receiver of claim 1, wherein said model of said nonlinear distortion is stored in memory of said receiver as a mathematical and/or logical expression.
3. The receiver of claim 1, wherein said model of said nonlinear distortion is stored in memory of said receiver as a look-up table.
4. The receiver of claim 3, wherein said look-up table is indexed based on a transmitted signal power parameter.
5. The receiver of claim 1, wherein said generation of said model is based on control information received from a transmitter from which said OFDM symbol originated.
6. The receiver of claim 5, wherein said control information comprises an identification of a type of nonlinear distortion model best suited for use with said OFDM symbol.
7. The receiver of claim 5, wherein said control information comprises initial values for parameters of said model of said nonlinear distortion model.
8. The receiver of claim 5, wherein said control information is received during handshaking with said transmitter.
9. The receiver of claim 5, wherein said control information is received in a preamble of said OFDM symbol.
11. The method of claim 10, wherein said model of said nonlinear distortion is stored in memory of said receiver as a mathematical and/or logical expression.
12. The method of claim 10, wherein said model of said nonlinear distortion is stored in memory of said receiver as a look-up table.
13. The method of claim 12, wherein said look-up table is indexed based on a transmitted signal power parameter.
14. The method of claim 10, wherein said generating said model is based on control information received from a transmitter from which said OFDM symbol originated.
15. The method of claim 14, wherein said control information comprises an identification of a type of nonlinear distortion model best suited for use with said OFDM symbol.
16. The method of claim 14, wherein said control information comprises initial values for parameters of said model of said nonlinear distortion model.
17. The method of claim 14, comprising receiving said control information during handshaking with said transmitter.
18. The method of claim 14, comprising receiving said control information in a preamble of said OFDM symbol.
20. The receiver of claim 19, wherein said model of said nonlinear distortion is stored in memory of said receiver as a mathematical and/or logical expression.
21. The receiver of claim 19, wherein said generation of said model is based on control information received from a transmitter from which said OFDM symbol originated.
22. The receiver of claim 21, wherein said control information comprises an identification of a type of nonlinear distortion model best suited for use with said OFDM symbol.
23. The receiver of claim 21, wherein said control information comprises initial values for parameters of said model of said nonlinear distortion model.
24. The receiver of claim 21, wherein said control information is received during handshaking with said transmitter.
25. The receiver of claim 21, wherein said control information is received in a preamble of said OFDM symbol.
27. The method of claim 26, wherein said model of said nonlinear distortion is stored in memory of said receiver as a mathematical and/or logical expression.
28. The method of claim 26, wherein said generating said model is based on control information received from a transmitter from which said OFDM symbol originated.
29. The method of claim 28, wherein said control information comprises an identification of a type of nonlinear distortion model best suited for use with said OFDM symbol.
30. The method of claim 28, wherein said control information comprises initial values for parameters of said model of said nonlinear distortion model.
31. The method of claim 28, comprising receiving said control information during handshaking with said transmitter.
32. The method of claim 28, comprising receiving said control information in a preamble of said OFDM symbol.

This application is a continuation of U.S. patent application Ser. No. 14/298,373, filed Jun. 6, 2014 (now patented as U.S. Pat. No. 8,891,701).

The entirety of U.S. Pat. No. 8,781,008 titled “Highly-Spectrally-Efficient Transmission Using Orthogonal Frequency Division Multiplexing” is hereby incorporated herein by reference.

Limitations and disadvantages of conventional approaches to reception of signals in the presence of nonlinear distortion will become apparent to one of skill in the art, through comparison of such approaches with some aspects of the present method and system set forth in the remainder of this disclosure with reference to the drawings.

Methods and systems are provided for nonlinearity compensation for reception of OFDM signals, substantially as illustrated by and/or described in connection with at least one of the figures, as set forth more completely in the claims.

FIG. 1 shows an example transmitter operable to generate inter-carrier correlated (ICI) orthogonal frequency divisions multiplexed (OFDM) signals.

FIG. 2 shows an example receiver operable to recover information from received ICI OFDM signals.

FIG. 3 shows an example implementation of the reduced state sequence estimation (RSSE) circuitry of FIG. 2.

FIG. 4A shows a first example implementation of the nonlinear distortion model determination circuitry of FIG. 2.

FIG. 4B shows a second example implementation of the nonlinear distortion model determination circuitry of FIG. 2.

FIG. 5 shows a first example implementation of the interference estimation circuitry of FIG. 2 for use with a generalized third-order nonlinear distortion model.

FIG. 6 shows a first example implementation of the interference estimation circuitry of FIG. 2 for use with a digital clipping nonlinear distortion model.

FIGS. 7A-7D show an example implementation in which the receiver of FIG. 2 performs two or more iterations over the subcarriers of an OFDM symbol to recover the data of the OFDM symbol in the presence of nonlinear distortion.

As utilized herein the terms “circuits” and “circuitry” refer to physical electronic components (i.e. hardware) and any software and/or firmware (“code”) which may configure the hardware, be executed by the hardware, and or otherwise be associated with the hardware. As used herein, for example, a particular processor and memory may comprise a first “circuit” when executing a first one or more lines of code and may comprise a second “circuit” when executing a second one or more lines of code. As utilized herein, “and/or” means any one or more of the items in the list joined by “and/or”. As an example, “x and/or y” means any element of the three-element set {(x), (y), (x, y)}. As another example, “x, y, and/or z” means any element of the seven-element set {(x), (y), (z), (x, y), (x, z), (y, z), (x, y, z)}. As utilized herein, the terms “e.g.,” and “for example” set off lists of one or more non-limiting examples, instances, or illustrations. As utilized herein, circuitry is “operable” to perform a function whenever the circuitry comprises the necessary hardware and code (if any is necessary) to perform the function, regardless of whether performance of the function is disabled, or not enabled, by some user-configurable setting.

FIG. 1 shows an example transmitter operable to generate inter-carrier correlated (ICI) orthogonal frequency divisions multiplexed (OFDM) signals. Shown is a transmitter that comprises encoder circuitry 102, mapper circuitry 104, inter-subcarrier interference (ICI) generation circuitry 106, inverse fast Fourier transform (IFFT) circuit 108, and analog front end (AFE) 110.

The encoder circuitry 102 receives a vector of bits B′ which are the bits of a particular OFDM symbol. The encoder circuitry 102 converts the bits B′, to a vector of bits B, in accordance with a forward error correction (FEC) algorithm (e.g., Reed-Solomon, Low-Density Parity Check, Turbo, and/or the like).

The mapper circuit 104, is operable to map the vector B to a vector A according to a selected modulation scheme. For example, for a quadrature amplitude modulation (QAM) scheme having an alphabet size of M (M-QAM), the mapper may map each Log2(M) bits of B to a value represented as a complex number and/or as in-phase (I) and quadrature-phase (Q) components. Although M-QAM is used for illustration in this disclosure, aspects of this disclosure are applicable to any modulation scheme (e.g., pulse amplitude modulation (PAM), amplitude shift keying (ASK), phase shift keying (PSK), frequency shift keying (FSK), etc.). Additionally, points of the M-QAM constellation may be regularly spaced (“on-grid”) or irregularly spaced (“off-grid”). Furthermore, the constellation used by the mapper 104 may be optimized for best bit-error rate (BER) performance (or adjusted to achieve a target BER) that is related to log-likelihood ratio (LLR) and to optimizing mean mutual information bit (MMIB) (or achieving a target MMIB).

The ISC generation circuitry 106 is operable to process A to generate a vector C. The elements of A are referred to herein as “virtual subcarrier values” of the particular OFDM symbol and the elements of C are referred to herein as the corresponding “physical subcarrier values” of the particular OFDM symbol, where: the vector A comprises N values, the vector C comprises P values, N and P are positive integers, N≧2, and N≧P. The N elements of A are represented herein as a1:aN, with any particular one of the values represented as an. The P elements of C are represented herein as c1:cP, with any particular one of the values represented as cP. In an example implementation, the processing performed by the circuitry 106 may comprise cyclic filtering and/or decimation such that each of the ISC values of C depends on a plurality (perhaps all) of the elements of A. In an example implementation, the circuitry 106 may be similar to, or the same as, circuits 104 and 106 of the above incorporated Unites States Patent Application Publication US2013/0343473. In an example implementation, Δ (an integer) pilot symbols may be inserted at the IFFT and the total number of physical subcarriers may be P+Δ, where P is thus the quantity of data-carrying subcarriers.

The inverse fast Fourier transform (IFFT) circuit 108 is operable to convert the physical subcarrier value vector C (of length P) to a corresponding vector of P time-domain samples (i.e., the time-domain representation of the particular OFDM symbol).

The analog front end (AFE) 110 is operable to convert the P time-domain values output by IFFT 108 to an analog representation, upconvert the resulting analog signal, and amplify the upconverted signal for transmission onto a channel 112. Thus, the transmitter front-end 118 may comprise, for example, a digital-to-analog converter (DAC), mixer, and/or power amplifier. The front-end 118 may introduce nonlinear distortion and/or phase noise (and/or other non-idealities) to the transmitted signal 117. The nonlinear distortion introduced by the circuit 118 may be represented as NLTx which may be, for example, a polynomial, or an exponential (e.g., Rapp model). The model of the nonlinear distortion may incorporate memory (e.g., Volterra series). The transmitted values C, after being converted to the time domain, experiencing the nonlinear distortion introduced by the AFE 110, and passing through the channel 112 (which may also introduce nonlinear distortion and/or noise), emerge as a signal 113.

FIG. 2 shows an example receiver operable to recover information from received ICI OFDM signals. The receiver comprises an analog front-end 202, time domain preprocessing circuitry 204, a fast Fourier transform (FFT) circuit 208, frequency domain preprocessing circuitry 206, nonlinear distortion model determination circuitry 214, interference estimation circuitry 210, and reduced state sequence estimation (RSSE) circuitry 212.

The AFE 202 is operable to process the signal 113 corresponding to a particular OFDM signal to a vector of S′ samples of the particular OFDM symbol. Such processing may comprise, amplification, downconversion (to IF or baseband), and analog-to-digital conversion. Thus, the receiver front-end 202 may comprise, for example, a low-noise amplifier, a mixer, and/or an analog-to-digital converter. The AFE 202 may, for example, sample the received signal 113 P times per OFDM symbol period resulting in a S′ of length P (where pilot symbols are used, the AFE 202 may sample P+Δ times per OFDM symbol). Due to non-idealities, the receiver front-end 202 may introduce nonlinear distortion and/or phase noise to the signal S′. The nonlinear distortion introduced by the front end 202 may be represented as NLRx which may be, for example, a polynomial, or an exponential (e.g., Rapp model). The model of the nonlinear distortion may incorporate memory (e.g., Volterra series).

The time domain preprocessing circuitry 204 is operable to perform time-domain processing of the samples S′ to generate received physical subcarrier value vector S. Such processing may include, for example, timing acquisition, phase correction, frequency correction, decimation, DC removal, IQ mismatch correction, filtering, windowing, removal of pilot symbols, cyclic prefix removal, and/or the like.

The FFT 208 is operable to convert the time-domain physical subcarrier value vector S (of length P) to a corresponding vector of P frequency-domain samples (i.e., convert the time-domain representation of S to the frequency-domain representation of S).

The frequency domain preprocessing circuitry 206 is operable to perform frequency domain processing of the output of the FFT 208 to generate a vector Y, which is a vector of N received virtual subcarrier values. Such processing may include, for example, performing the inverse of the ICI generation circuitry 106 (FIG. 1), and performing per-subcarrier equalization. The elements of Y are represented herein as y1:yN, with any particular one of the values represented as yn.

The RSSE circuitry 212 is operable to perform reduced state sequence estimation on the vector Y to generate a vector  which is the receiver's decision vector (“best guess” as to the transmitted virtual subcarrier value vector A). Details of an example implementation of RSSE circuitry 212 are described below with reference to FIG. 3.

The nonlinear distortion model determination circuitry 214 is operable to determine a model, NL, that represents/enables reproduction of (to a desired accuracy) the nonlinear distortion experienced by the signal S′ in the transmitter, the channel, and/or the receiver. In an example implementation, the nonlinear distortion introduced by the AFE 110 of the transmitter may be dominant and NL may be a representation of NLTx. The nonlinear distortion model, NL, may be, for example, a logical and/or mathematical expression, a look-up table, and/or any other suitable representation of the nonlinear distortion. Any one or more of a variety of model types may be used for NL, with each model type being characterized by one or more parameters. The model type and/or parameter values may be communicated directly by the transmitter (e.g., during handshaking) and/or may be learned by the receiver by processing signals received from the transmitter (e.g., selection of the model type and/or training of the parameter values may be based on preambles sent by the transmitter). In an example implementation, NL may comprise an AM/AM parameter whose value is dependent on transmitted signal strength, and an AM/PM parameter whose value is dependent on transmitted signal strength. In such an example implementation, received signal strength may be used as a proxy for transmitted signal strength and the received signal strength may be applied to the look-up table to determine appropriate values of the AM/AM and AM/PM parameters.

The interference estimation circuitry 210 is operable to estimate the interference, F, present in the received virtual subcarrier values Y, based on Y and based on NL. Details of example implementations of 210 are described below with reference to FIGS. 5 and 6.

FIG. 3 shows an example implementation of the reduced state sequence estimation (RSSE) circuitry of FIG. 2. The example RSSE circuitry 212 shown in FIG. 3 comprises nonlinear distortion circuitry 302, metric calculation circuitry 306, survivor selection circuitry 308, buffering circuitry 310, successor generation circuitry 312, and buffering circuitry 314. FIG. 2 depicts the RSSE circuitry 212 processing received virtual subcarrier value having index n (where 1≦n≦N) of a particular OFDM symbol.

The buffer circuitry 310 is operable to, upon completion of processing a particular received virtual subcarrier value of the OFDM symbol being processed, latch the selected survivor vectors such that those survivors are available for processing the next received virtual subcarrier value of the OFDM symbol. Thus, in FIG. 3, which shows processing of received virtual subcarrier value having index n, the survivors selected upon completion of processing the received virtual subcarrier value having index n−1 (custom character) are latched by the buffer 310 and output to the successor generation circuitry 312. Each survivor custom character comprises up to n elements corresponding to one or more of subcarriers 0 through n−1. Elements of survivor custom character are represented herein as custom character, where D is the memory depth of the RSSE circuitry.

The successor generation circuitry 312 is operable to extend each of the M survivors from the previous iteration, custom character, to K successors, resulting in successors custom character. Elements of successor vector custom character are represented herein as custom character, where custom character is the element by which survivor custom character was extended to create successor custom character. The number of successors generated thus depends on the number of survivors, M, retained for each received virtual subcarrier value and the number of possible symbol transmitted virtual subcarrier values for which it is desired to search. Higher values of M and K may achieve improved results at the expense of increased size and complexity. In an example implementation, the value of K may be chosen to be the size of the constellation used by mapper 104 (FIG. 1) (e.g., for 64QAM K may be set to 64) such that each survivor is extended by each possible transmitted virtual subcarrier value.

The nonlinear distortion circuitry 302 is operable to, for each of the M×K successors custom character, generate a candidate vector custom character by introducing nonlinear distortion to the successor Gnm,k. Elements of candidate vector custom character are represented herein as custom character, where custom character is the estimated constellation symbol of the (m,k) candidate for subcarrier index n, custom character is the estimated constellation symbol of the (m,k) candidate for subcarrier index n−1, and so on (where n is less than D, D-n elements may be values from an initialization of the RSSE circuitry).

The nonlinear distortion introduced to each successor is determined based on NL from the nonlinear distortion model determination circuitry 214 (FIGS. 1, 4A, and 4B). In this manner, the circuitry 302 attempts to reproduce (to desired/necessary accuracy) the nonlinear distortion experienced by the signal 113 (or S′ where nonlinear distortion of the AFE 202 is accounted for in NL)).

The metric calculation circuitry 306 is operable to calculate branch a path metric, PMnm,k for each of the candidates custom character, and output the path metrics to the survivor selection circuitry 308. The path metric for candidate custom character may be calculated as PMnm,k=BMnm,k+PMn−1m,k, where BMnm,k is the branch metric for candidate custom character. The branch metric for candidate custom character may be calculated based on F. The manner in which the branch metric is calculated varies for different implementations. Some example branch metric calculations are described below with reference to FIGS. 5, 6, 7B, 7C, and 7D.

The survivor selection circuitry 308 is operable to compare the path metrics for each of the candidates custom character and select the M best candidates (corresponding to the M best path metrics) as the survivors custom character.

The buffer circuitry 314 is operable to buffer samples of signal Y and/or initialization samples and may shift the samples out as signal Yn. For example, the first n elements of Yn may be equal to the first n elements of Y and the remaining (D−n) elements of Yn may be known values used for initialization of the RSSE circuitry.

FIG. 4A shows a first example implementation of the nonlinear distortion model determination circuitry of FIG. 2. The example implementation of nonlinear distortion model determination circuitry 214 shown in FIG. 4A comprises circuitry 402 operable to estimate the nonlinear distortion experienced by S (the output of time-domain processing circuitry 204 in FIG. 2) in the time domain. The estimation of the nonlinear distortion may be based on, for example, preambles present in S′, the received signal strength of 113, and/or based on control information (e.g., a model type best suited for the transmitter from which signal 113 originated, initial nonlinear distortion model parameters, power level at signal 113 was transmitted, and/or the like) communicated to the receiver (e.g., during handshaking and/or in frame headers of S). Once the time domain nonlinear distortion model, T, has been determined, it is passed to circuitry 404 which translates it to the frequency domain representation, NL. The frequency domain representation NL is then output by the circuitry 214.

FIG. 4B shows a second example implementation of the nonlinear distortion model determination circuitry of FIG. 2. In the example implementation of FIG. 4B, the frequency domain NL is determined in the frequency domain directly from Y.

FIG. 5 shows a first example implementation of the interference estimation circuitry of FIG. 2 for use with a generalized third-order nonlinear distortion model. The example implementation of the interference estimation circuitry 210 in FIG. 5 comprises interference calculation circuitry 502.

The notation fnm,k represents an estimate of the aggregate interference present in the received virtual subcarrier value having index n for candidate custom character. The aggregate interference estimate may, for example, be a complex number representing the magnitude and phase of the interference. The notation F represents the vector (of length M×K) of aggregate interference estimates for all of the candidates custom character (i.e., F=fn1,1:fnM,K). In some instances, the estimated aggregate interference may depend only on n (the received virtual subcarrier index) and may be the same for all of the candidates custom character (i.e., each of the estimates fn1,1:fnM,K takes on the same value), but in other instances, the interference estimates may differ among the candidates custom character.

In a first variation, the aggregate interference estimate for candidate custom character may be calculated exhaustively taking into account each of the other N−1 virtual subcarriers. This exhaustive calculation may comprise calculating fnm,kαΣi=0N−1Σj=0N−1zi·zj*·zn−i+j, where: α is a parameter (or vector of parameters) determined by nonlinear model determination block 208, zi=yi for i≧n; zi=gim,k for i<n; zj=yj for j≧n, zj=gjm,k for j<n, yi is a received virtual subcarrier value for subcarrier having index i, yj is the received virtual subcarrier value for subcarrier having index j, gim,k is the decision for the subcarrier having index i for the (m,k) candidate, where gim,k is the decision the subcarrier having index j for the (m,k) candidate.

In a second variation, the aggregate interference estimate for candidate custom character may be calculated taking into account only a selected subset of the other N−1 virtual subcarriers. This may reduce the amount of calculations necessary. This selective calculation may comprise calculating fnm,k=αΣiεQΣjεQzi·zj* ·zn−i∓j, where α is a parameter (or vector of parameters) determined by nonlinear model determination block 208, Q is a subset of the set 1:N; zx=yx for x≧n, zx=gxm,k for x<n, and x is used as a generic for i and j. For example, only indexes of virtual subcarriers having power above a determined threshold may be included in the set Q (based on the assumption that low-energy virtual subcarriers will experience relatively little nonlinear distortion and thus not contribute a lot of interference). The smaller the size of Q relative to the size of N, the more this selective calculation will reduce computational complexity/overhead.

Thus, common to both variations above is that, when calculating the interference present in received virtual subcarrier having index n due to another virtual subcarrier having index x for candidate custom character, if a decision as to a transmitted virtual subcarrier having index x has already been generated by the RSSE circuitry (i.e., x <n), then the decided value of x (i.e., gxm,k) is used in the calculation, but if a decision as to a transmitted virtual subcarrier having index x has not yet been generated by the RSSE circuitry (i.e., x>n), then the received virtual subcarrier value having index x (i.e., yx) is used for the calculation (based on the assumption that the interference in that received signal is relatively small compared to the desired signal and, therefore, error introduced is tolerable).

Once the estimated aggregate interference fnm,k has been determined, the branch metric (represented as BMnm,k) for candidate custom character may be calculated. In an example implementation, the following expression may be used: BMnm,k=|yncustom character−fnm,k|2.

FIG. 6 shows a first example implementation of the interference estimation circuitry of FIG. 2 for use with a digital clipping nonlinear distortion model. In FIG. 6, the interference estimation circuitry 210 comprises clipped subcarrier determination circuit 602 and interference estimation circuit 604.

The clipped subcarrier determination circuit 602 is operable to determine which transmitted virtual subcarriers values were digitally clipped in the transmitter during the transmission that resulted in signal 113. The circuit 602 then outputs the indexes of the clipped subcarriers to the circuit 604 as vector I. In an example implementation, the transmitter may directly send such information (e.g., in a header) and the circuit 602 may simply extract the information. In another example implementation, the circuit 602 may determine which transmitted virtual subcarrier values were digitally clipped based on the magnitude of the received virtual subcarrier values.

With a digital clipping model, the interference F may be determined by NL and I. Thus, once the circuitry 604 has been provided NL and I for a particular OFDM symbol, calculation of F may be straightforward (with much less computational complexity/overhead than for the implementation described with reference to FIG. 5). Once F is determined, the branch metric for candidate custom character may be calculated. The calculation of the interference may be simplified as compared to the calculation described with reference to FIG. 5. In an example implementation, it may be calculated using the following expression: BMnm,k=custom character, which is substantially similar to the branch metric expression presented above with reference to FIG. 5 but with the m and k superscripts left off of the interference term to indicate that the estimated aggregate interference present in the received virtual subcarrier having index n is the same for all candidates.

FIGS. 7A-7D show an example implementation in which the receiver of FIG. 2 performs two or more iterations over the OFDM symbol to generate decisions as to the transmitted virtual subcarrier values of the OFDM symbol in the presence of nonlinear distortion. Shown in FIG. 7A is another example implementation of interference estimation circuitry 210, which comprises nonlinear distortion circuitry 702 and combiner 704.

The nonlinear distortion circuitry 702 is operable to introduce nonlinear distortion to the received virtual subcarrier vector Y to generate Y′. The nonlinear distortion introduced is determined based on NL from the nonlinear distortion model determination circuitry 214 (FIGS. 1, 4A, and 4B). In this manner, the circuitry 702 attempts to reproduce (to desired/necessary accuracy) the nonlinear distortion experienced by the signal 113 (or the signal S′ where nonlinear distortion of the AFE 202 is accounted for in NL).

The combiner 704 combines Y and Y′ such that the output is the difference between Y and Y′. In this example implementation, the output of combiner 704 is custom character—an initial approximation of the interference introduced by the nonlinear distortion experienced by Y. It is acknowledged that, because there is interference present in Y as a result of the nonlinear distortion that Y experienced en route to the circuitry 210 (at least a portion of which NL is attempting to model), this custom character is not going to be an exact measure of the actual interference present in Y. Nevertheless, if the strength of the interference present in Y is relatively small compared to the desired signal strength, the amount of additional interference contributed by the existing interference during application of NL may be small enough that custom character is a suitable approximation.

Once custom character is calculated as in FIG. 7A, a first iteration of processing the particular OFDM symbol is carried out by the RSSE circuitry 212 as shown in FIG. 7B. As is shown, during the first iteration on the particular OFDM symbol, custom character is input to the metric calculation circuitry 306, and the N subcarriers are processed sequentially. For each subcarrier n, the sequential processing during the first iteration on the particular OFDM symbol comprises: extending, by successor generation circuitry 312, each of the M selected survivors (custom character) from the previous subcarrier to K successors (custom character); distorting, by nonlinear distortion circuitry 302, each of the M×K successors to generate candidates custom character; calculating, by metrics calculation circuitry 306, metrics for each candidate custom characternm.k using custom character; and selecting, by survivor selection circuitry 308, the M best survivors custom character. Thus, the metrics for candidate custom character during the first iteration on the particular OFDM symbol are based on custom character and yn+1:yN (as a result of using custom character). Upon completing processing of all N subcarriers, the M selected survivors are custom character. In some instances, the accuracy of these survivors may be improved via one or more additional iterations over the particular OFDM symbol. FIGS. 7C and 7D illustrate an embodiment where a second iteration is performed in an attempt to improve the reliability of the estimates.

As is shown, in FIG. 7C, for the second iteration on the particular OFDM symbol, custom character (rather than Y as was used in FIG. 7A) is used by circuitry 702 and 704 for calculating F, which, as shown in FIG. 7D, is then input to metric calculation circuitry 306 for calculating metrics during the second iteration on the particular OFDM symbol.

During the second iteration on the particular OFDM symbol, the successors are processed similarly to the first iteration. For each subcarrier n, the sequential processing during the second iteration on the particular OFDM symbol comprises: extending, by successor generation circuitry 312, each of the M selected survivors (custom character) from the previous subcarrier to K successors (custom character) distorting, by nonlinear distortion circuitry 302, each of the M×K successors to generate candidates custom character; calculating, by metrics calculation circuitry 306, metrics for each candidate custom character using custom character; and selecting, by survivor selection circuitry 308, the M best survivors custom character. Thus, the metrics for candidate custom character during the first iteration on the particular OFDM symbol are based on custom character and custom character (as a result of using F). Upon completing processing of all N subcarriers, the M selected survivors are custom character, and the best of these (custom character) is selected for output to downstream circuitry such as a FEC decoder. In other implementations, additional iterations may be performed to refine these survivors even further.

In accordance with an example implementation of this disclosure, an electronic receiver (e.g., 200) may comprise nonlinear distortion modeling circuitry (e.g., 214), interference estimation circuitry (e.g., 210), and sequence estimation circuitry (e.g., 212). The receiver may receive an orthogonal frequency division multiplexing (OFDM) symbol in the form of an electromagnetic signal (e.g., 113). The nonlinear distortion modeling circuitry may generate a nonlinear distortion model (e.g., NL) that models nonlinear distortion introduced to the received electromagnetic signal en route to the sequence estimation circuitry. The interference estimation circuitry may estimate inter- subcarrier interference present in the received OFDM symbol based on the generated nonlinear distortion model. The sequence estimation circuitry may sequentially process a plurality of received virtual subcarrier values (e.g., Y) of the OFDM symbol using the estimated inter-subcarrier interference. The processing may result in decisions as to a plurality of transmitted virtual subcarrier values (e.g., custom character) that correspond to the plurality of received virtual subcarrier values. The estimating of the inter-subcarrier interference may comprise applying the nonlinear distortion model to one or more candidate vectors (e.g., Gnm,k) generated by the sequence estimation circuitry. The estimating of the inter-subcarrier interference may comprise determining which one or more of the transmitted virtual subcarrier values were digitally clipped in a transmitter from which the received electromagnetic signal originated. The estimating of the inter-subcarrier interference may comprise calculating the inter-subcarrier interference based on which one or more of the plurality of transmitted virtual subcarrier values were digitally clipped in the transmitter and based on the generated nonlinear distortion model. The determining which one or more of the plurality of transmitted virtual subcarrier values were digitally clipped in the transmitter may comprise determining magnitude of each of the plurality of received virtual subcarrier values. The estimating of the inter- subcarrier interference may comprise applying the nonlinear distortion model to the received electromagnetic signal to generate an intermediate electromagnetic signal (e.g., Y′). The estimating of the inter-subcarrier interference may comprise subtracting the received electromagnetic signal from the intermediate electromagnetic signal, a result of the subtraction being the estimate of the inter-subcarrier interference. The plurality of received virtual subcarrier values may comprise a first received virtual subcarrier value (e.g., y0) and a second received virtual subcarrier value (e.g., y1). The sequential processing may comprise processing the first received virtual subcarrier value to generate a decision as to a first one of the plurality of transmitted virtual subcarrier values (e.g., custom character) using an estimate of interference present in the first received virtual subcarrier value (e.g., f0) that is based on the second received virtual subcarrier value. The sequential processing may comprise processing the second received virtual subcarrier value to generate a decision as to a second one of the plurality of transmitted virtual subcarrier values (e.g., custom character) using an estimate of interference present in the second received virtual subcarrier value (e.g., f1) that is based on the generated decision as to the first one of the plurality of transmitted virtual subcarrier values. The plurality of received virtual subcarrier values may comprise a third received virtual subcarrier value (e.g., y2). The estimate of interference present in the second received virtual subcarrier value may be based on the third received virtual subcarrier value. The sequential processing may comprise processing the third received virtual subcarrier value to generate a decision as to a third one of the plurality of transmitted virtual subcarrier values (e.g., custom character) using an estimate of interference present in the third received virtual subcarrier value (e.g., f3) that is based on the generated decision as to the first one of the plurality of transmitted virtual subcarrier values and on the generated decision as to the second one of the plurality of transmitted virtual subcarrier values. The sequential processing may comprise generating a plurality of branch metrics (e.g., BM01,1:BMN−1M,K), wherein each of the plurality of branch metrics is based on a corresponding one of the received virtual subcarrier values, a candidate vector generated by the sequence estimation circuitry, and the estimated inter-subcarrier interference. For each of the plurality of received virtual subcarrier values, the estimating of the inter-subcarrier interference may considers all others of the received virtual subcarrier values or only a subset of all others of the plurality of received virtual subcarrier values. The subset of all others of the plurality of received virtual subcarrier values may correspond to those of the plurality of received virtual subcarrier values having a magnitude above a determined threshold.

The present method and/or system may be realized in hardware, software, or a combination of hardware and software. The present methods and/or systems may be realized in a centralized fashion in at least one computing system, or in a distributed fashion where different elements are spread across several interconnected computing systems. Any kind of computing system or other apparatus adapted for carrying out the methods described herein is suited. A typical combination of hardware and software may be a general-purpose computing system with a program or other code that, when being loaded and executed, controls the computing system such that it carries out the methods described herein. Another typical implementation may comprise an application specific integrated circuit or chip. Some implementations may comprise a non-transitory machine-readable (e.g., computer readable) medium (e.g., FLASH drive, optical disk, magnetic storage disk, or the like) having stored thereon one or more lines of code executable by a machine, thereby causing the machine to perform processes as described herein.

While the present method and/or system has been described with reference to certain implementations, it will be understood by those skilled in the art that various changes may be made and equivalents may be substituted without departing from the scope of the present method and/or system. In addition, many modifications may be made to adapt a particular situation or material to the teachings of the present disclosure without departing from its scope. Therefore, it is intended that the present method and/or system not be limited to the particular implementations disclosed, but that the present method and/or system will include all implementations falling within the scope of the appended claims.

Eliaz, Amir, Reuven, Ilan

Patent Priority Assignee Title
11451419, Mar 15 2019 The Research Foundation for The State University Integrating volterra series model and deep neural networks to equalize nonlinear power amplifiers
11855813, Mar 15 2019 The Research Foundation for SUNY Integrating volterra series model and deep neural networks to equalize nonlinear power amplifiers
Patent Priority Assignee Title
4109101, Jun 04 1975 Nippon Electric Company, Ltd. Correlative converter between a 2n -ary code sequence and a 2n+1 -phase carrier pulse sequence
4135057, Sep 07 1976 COLLINS LICENSING L P A TX LIMITED PARTNERSHIP High density digital transmission system
4797925, Sep 26 1986 Telcordia Technologies, Inc Method for coding speech at low bit rates
5111484, Apr 16 1991 Raytheon Company; RAYTHEON COMPANY, LEXINGTON, MASSACHUSETTS 02173, A CORP OF DE Adaptive distortion canceller
5131011, Jun 26 1989 N V PHILIPS GLOEILAMPENFABRIEKEN; Hitachi, LTD Receiver for data transmission system with nonlinearities
5202903, Mar 30 1990 NEC Corporation Noise-immune space diversity receiver
5249200, Jul 30 1991 CIF LICENSING, LLC Device and method for combining precoding with symbol-rate spectral shaping
5283813, Feb 24 1991 KHORSABAD LOCKDOWN LLC Methods and apparatus particularly useful for blind deconvolution
5291516, May 13 1991 Intel Corporation Dual mode transmitter and receiver
5394439, Nov 12 1991 Comsat Corporation Bisdn compatible modem codec for digital information communication system
5432822, Mar 12 1993 Hughes Electronics Corporation Error correcting decoder and decoding method employing reliability based erasure decision-making in cellular communication system
5459762, Sep 16 1994 WASHINGTON SUB, INC ; ALPHA INDUSTRIES, INC ; Skyworks Solutions, Inc Variable multi-threshold detection for 0.3-GMSK
5590121, Mar 30 1995 AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD Method and apparatus for adaptive filtering
5602507, Nov 05 1993 NTT Mobile Communications Network Inc. Adaptive demodulating method for generating replica and demodulator thereof
5757855, Nov 29 1995 MEDIATEK, INC Data detection for partial response channels
5784415, Jun 14 1993 IBM Corporation Adaptive noise-predictive partial-response equalization for channels with spectral nulls
5818653, Feb 27 1993 Samsung Electronics Co., Ltd. Multiple-values digital signal magnetic recording and reproducing apparatus using a QAM and PSK modulator, pilot signal and a viterbi decoder
5886748, Jan 09 1996 SAMSUNG ELECTRONICS CO , LTD Equalizing method and equalizer using reference signal
5889823, Dec 13 1995 AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD Method and apparatus for compensation of linear or nonlinear intersymbol interference and noise correlation in magnetic recording channels
5915213, Oct 30 1995 Fujitsu Limited Transmitter apparatus with linearizing circuit to compensate for distortion in power amplifier
5930309, Feb 27 1997 Thomson Consumer Electronics, Inc Receiver signal processing system for cap signals
6009120, Jun 26 1997 Mindspeed Technologies, LLC Multi-dimensional combined equalizer and decoder
6167079, Dec 29 1995 Nokia Telecommunications Oy Method for identifying data transmission rate, and a receiver
6233709, Dec 07 1998 CONVERSANT WIRELESS LICENSING S A R L Dynamic iterative decoding for balancing quality of service parameters
6272173, Nov 09 1998 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Efficient fir filter for high-speed communication
6335954, Dec 27 1996 Unwired Planet, LLC Method and apparatus for joint synchronization of multiple receive channels
6356586, Sep 03 1999 Lucent Technologies Inc Methods and apparatus for parallel decision-feedback decoding in a communication system
6516025, Apr 29 1999 Texas Instruments Incorporated High-speed upstream modem communication
6516437, Mar 07 2000 General Electric Company Turbo decoder control for use with a programmable interleaver, variable block length, and multiple code rates
6532256, Mar 17 1993 MILLER, WILLIAM J Method and apparatus for signal transmission and reception
6535549, Sep 14 1999 Harris Corporation Method and apparatus for carrier phase tracking
6591090, May 27 1998 WSOU Investments, LLC Predistortion control for power reduction
6675184, Apr 30 1999 NEC Corporation Adaptive type signal estimator
6690754, Jun 04 1999 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Method and apparatus for reducing the computational complexity and relaxing the critical path of reduced state sequence estimation (RSSE) techniques
6697441, Jun 06 2000 Unwired Planet, LLC Baseband processors and methods and systems for decoding a received signal having a transmitter or channel induced coupling between bits
6785342, Nov 06 2000 REMEC BROADBAND WIRELESS NETWORKS, LLC Nonlinear pre-distortion modulator and long loop control
6871208, Dec 01 1999 Macronix International Co., Ltd. Parallel adder-based DCT/IDCT design using cyclic convolution
6968021, Sep 24 2001 Rockwell Collins Synchronization method and apparatus for modems based on jointly iterative turbo demodulation and decoding
6985709, Jun 22 2001 Intel Corporation Noise dependent filter
7158324, Sep 20 2004 Guzik Technical Enterprises Self-adjusting PRML receiver
7190288, Jun 27 2003 Northrop Grumman Systems Corporation Look-up table delta-sigma conversion
7190721, Jun 28 2002 Lucent Technologies Inc Error convergence measurement circuit for providing convergence of a filter
7205798, May 28 2004 INTERSIL AMERICAS LLC Phase error correction circuit for a high speed frequency synthesizer
7206363, Jun 24 2003 II-VI DELAWARE, INC Method and apparatus for delayed recursion decoder
7215716, Jun 25 2002 Mineral Lassen LLC Non-linear adaptive AM/AM and AM/PM pre-distortion compensation with time and temperature compensation for low power applications
7269205, Sep 26 2003 Telefonaktiebolaget LM Ericsson (publ) Method and apparatus for signal demodulation
7467338, Mar 12 2004 NTT DOCOMO, INC. Apparatus and method for generating an error signal
7830854, Oct 01 2008 Sprint Spectrum LLC Variable auxiliary pilot trigger and performance
7974230, Sep 12 2007 Sprint Spectrum LLC Mitigating interference by low-cost internet-base-station (LCIB) pilot beacons with macro-network communications
8005170, Oct 12 2006 KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY KAIST Apparatus and method for detecting a signal in a communication system using multiple antennas
8059737, Jun 23 2008 MEDIATEK INC. OFDM receiver having memory capable of acting in a single-chip mode and a diversity mode
8175186, Nov 20 2008 ENGILITY LLC Preserving the content of a communication signal corrupted by interference during transmission
8199804, Nov 04 2005 CAVIUM INTERNATIONAL; MARVELL ASIA PTE, LTD Efficient tapped delay line equalizer methods and apparatus
8248975, Sep 06 2005 Nippon Telegraph and Telephone Corporation Wireless transmitting apparatus, wireless receiving apparatus, wireless transmission method, wireless reception method, wireless communication system, and wireless communication method
8265561, Mar 14 2008 Fujitsu Limited Radio communication apparatus and interference removing method
8351536, Sep 11 2008 Google Technology Holdings LLC Wireless communication of data symbols
8422589, Nov 03 2004 InterDigital Patent Holdings, Inc Method and apparatus for transmitting data in a digital communication system, and computer-readable storage medium relating thereto
8432987, Jul 20 2005 STMICROELECTRONICS S R L Method and apparatus for multiple antenna communications, and related systems and computer program
8498591, Aug 21 2009 NXP USA, INC Digital Predistortion for nonlinear RF power amplifiers
8526523, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Highly-spectrally-efficient receiver
8548072, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Timing pilot generation for highly-spectrally-efficient communications
8548089, Nov 13 1998 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED System and method for packet communication
8548097, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Coarse phase estimation for highly-spectrally-efficient communications
8553821, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Adaptive non-linear model for highly-spectrally-efficient communications
8559494, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Timing synchronization for reception of highly-spectrally-efficient communications
8559496, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Signal reception using non-linearity-compensated, partial response feedback
8559498, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Decision feedback equalizer utilizing symbol error rate biased adaptation function for highly spectrally efficient communications
8565363, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Fine phase estimation for highly spectrally efficient communications
8566687, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Method and system for forward error correction decoding with parity check for use in low complexity highly-spectrally efficient communications
8571131, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Dynamic filter adjustment for highly-spectrally-efficient communications
8571146, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Method and system for corrupt symbol handling for providing high reliability sequences
8572458, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Forward error correction with parity check encoding for use in low complexity highly-spectrally efficient communications
8582637, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Low-complexity, highly-spectrally-efficient communications
8599914, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Feed forward equalization for highly-spectrally-efficient communications
8605832, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Joint sequence estimation of symbol and phase with high tolerance of nonlinearity
8665941, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Decision feedback equalizer for highly spectrally efficient communications
8665992, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Pilot symbol generation for highly-spectrally-efficient communications
8666000, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Reduced state sequence estimation with soft decision outputs
8675769, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Constellation map optimization for highly spectrally efficient communications
8675782, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Highly-spectrally-efficient receiver
8681889, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Multi-mode orthogonal frequency division multiplexing receiver for highly-spectrally-efficient communications
8731413, Jan 23 2012 EFFECT PHOTONICS B V DAC-based optical modulator and demodulator
8737458, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Highly-spectrally-efficient reception using orthogonal frequency division multiplexing
8744003, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Multi-mode transmitter for highly-spectrally-efficient communications
8781008, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Highly-spectrally-efficient transmission using orthogonal frequency division multiplexing
8804879, Nov 13 2013 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Hypotheses generation based on multidimensional slicing
8811548, Nov 14 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Hypotheses generation based on multidimensional slicing
8824572, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Timing pilot generation for highly-spectrally-efficient communications
8824599, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Pilot symbol-aided sequence estimation for highly-spectrally-efficient communications
8824611, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Adaptive non-linear model for highly-spectrally-efficient communications
8831124, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Multi-mode orthogonal frequency division multiplexing transmitter for highly-spectrally-efficient communications
8842778, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Multi-mode receiver for highly-spectrally-efficient communications
8873612, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Decision feedback equalizer with multiple cores for highly-spectrally-efficient communications
8885698, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Decision feedback equalizer utilizing symbol error rate biased adaptation function for highly spectrally efficient communications
8885786, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Fine phase estimation for highly spectrally efficient communications
8891701, Jun 06 2014 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Nonlinearity compensation for reception of OFDM signals
8897387, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Optimization of partial response pulse shape filter
8897405, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Decision feedback equalizer for highly spectrally efficient communications
8948321, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Reduced state sequence estimation with soft decision outputs
8972836, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Method and system for forward error correction decoding with parity check for use in low complexity highly-spectrally efficient communications
8976853, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Signal reception using non-linearity-compensated, partial response feedback
8976911, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Joint sequence estimation of symbol and phase with high tolerance of nonlinearity
8982984, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Dynamic filter adjustment for highly-spectrally-efficient communications
8989249, Jan 20 2005 Rambus Inc. High-speed signaling systems with adaptable pre-emphasis and equalization
9003258, Jun 20 2012 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Forward error correction with parity check encoding for use in low complexity highly-spectrally efficient communications
20010008542,
20020016938,
20020123318,
20020150065,
20020150184,
20020172297,
20030016741,
20030132814,
20030135809,
20030210352,
20040009783,
20040037374,
20040081259,
20040086276,
20040120409,
20040142666,
20040170228,
20040174937,
20040203458,
20040227570,
20040240578,
20040257955,
20050032472,
20050047517,
20050089125,
20050123077,
20050135472,
20050163252,
20050193318,
20050220218,
20050265470,
20050276317,
20060067396,
20060109780,
20060109935,
20060171489,
20060203943,
20060239339,
20060245765,
20060280113,
20070047121,
20070092017,
20070098059,
20070098090,
20070098116,
20070110177,
20070110191,
20070127608,
20070140330,
20070189404,
20070213087,
20070230593,
20070258517,
20070291719,
20080002789,
20080049598,
20080080644,
20080130716,
20080130788,
20080159377,
20080207143,
20080260985,
20090003425,
20090028234,
20090041105,
20090058521,
20090075590,
20090086808,
20090115513,
20090122854,
20090137212,
20090185612,
20090213908,
20090220034,
20090245226,
20090245401,
20090290620,
20090323841,
20100002692,
20100034253,
20100039100,
20100062705,
20100074349,
20100158085,
20100166050,
20100172309,
20100202505,
20100202507,
20100203854,
20100208774,
20100208832,
20100215107,
20100220825,
20100278288,
20100283540,
20100284481,
20100309796,
20100329325,
20110051864,
20110064171,
20110069791,
20110074500,
20110074506,
20110075745,
20110090986,
20110103455,
20110134899,
20110150064,
20110164492,
20110170630,
20110182329,
20110188550,
20110228869,
20110243266,
20110249709,
20110275338,
20110310823,
20110310978,
20120025909,
20120027132,
20120051464,
20120106617,
20120120990,
20120163489,
20120177138,
20120207248,
20130028299,
20130044877,
20130077563,
20130121257,
20130343480,
20130343487,
20140036986,
20140056387,
20140098841,
20140098907,
20140098915,
20140105267,
20140105268,
20140105332,
20140105334,
20140108892,
20140133540,
20140140388,
20140140446,
20140146911,
20140161158,
20140161170,
20140198255,
20140241477,
20140247904,
20140269861,
20140286459,
20140301507,
20140321525,
20140328428,
20140376358,
20150010108,
20150049843,
20150055722,
20150063499,
20150070089,
20150071389,
20150078491,
WO2007000495,
WO2012092647,
WO2013030815,
////
Executed onAssignorAssigneeConveyanceFrameReelDoc
Nov 14 2014MagnaCom Ltd.(assignment on the face of the patent)
May 09 2016MAGNACOM LTD AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0416040861 pdf
May 09 2018AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITEDMERGER SEE DOCUMENT FOR DETAILS 0474220464 pdf
Sep 05 2018AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITEDCORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464 ASSIGNOR S HEREBY CONFIRMS THE MERGER 0488830702 pdf
Date Maintenance Fee Events
Oct 14 2019REM: Maintenance Fee Reminder Mailed.
Dec 12 2019M2551: Payment of Maintenance Fee, 4th Yr, Small Entity.
Dec 12 2019M2554: Surcharge for late Payment, Small Entity.
Dec 16 2019BIG: Entity status set to Undiscounted (note the period is included in the code).
Dec 19 2019M1559: Payment of Maintenance Fee under 1.28(c).
Aug 17 2023M1552: Payment of Maintenance Fee, 8th Year, Large Entity.


Date Maintenance Schedule
Feb 23 20194 years fee payment window open
Aug 23 20196 months grace period start (w surcharge)
Feb 23 2020patent expiry (for year 4)
Feb 23 20222 years to revive unintentionally abandoned end. (for year 4)
Feb 23 20238 years fee payment window open
Aug 23 20236 months grace period start (w surcharge)
Feb 23 2024patent expiry (for year 8)
Feb 23 20262 years to revive unintentionally abandoned end. (for year 8)
Feb 23 202712 years fee payment window open
Aug 23 20276 months grace period start (w surcharge)
Feb 23 2028patent expiry (for year 12)
Feb 23 20302 years to revive unintentionally abandoned end. (for year 12)