A semiconductor package comprises a die attach pad and an auxiliary support member at least partially circumscribing the die attach pad. A set of contact leads is formed extending outward from the die attach pad. A first set of contact pads is formed on the bottom surface of the distal ends of the contact leads. An optional second set of contact pads is formed at the bottom surface of the proximal end. The auxiliary support member prevents damage to the contact leads and prevents the leads from bending during the manufacturing process.

Patent
   9355940
Priority
Dec 04 2009
Filed
Dec 10 2012
Issued
May 31 2016
Expiry
Dec 05 2030
Extension
2 days
Assg.orig
Entity
Large
0
179
currently ok
1. A semiconductor package comprising:
a leadframe including a die attach pad and having an uppermost leadframe surface and a lowermost leadframe surface;
at least one semiconductor die coupled with the die attach pad;
a set of contact leads of the leadframe having an uppermost contact leads surface and a lowermost contact leads surface and extending outwards from the die attach pad, each contact lead of the set of contact leads having a proximal end to the die attach pad and a distal end; and
at least one auxiliary support structure of the leadframe having a first support end, a second support end that is opposite to the first support end, an interior support surface and an exterior support surface that is parallel to the interior support surface and is flush with a bottom surface of the semiconductor package, wherein a portion of the interior support surface at the second support end is in contact with the proximal end of the set of contact leads between planes aligned with the uppermost leadframe surface and the lowermost leadframe surface and between planes aligned with the uppermost contact leads surface and the lowermost contact leads surface such that the first support end extends beyond the proximal end towards the at least one semiconductor die.
13. A method of fabricating a semiconductor package comprising:
etching a through pattern in a metal thereby forming a die attach pad, a set of contact leads having a first set of contact pads surrounding the die attach pad and at least one auxiliary support member positioned between the die attach pad and the set of contact leads, wherein the die attach pad has an uppermost attach pad surface and a lowermost attach pad surface, the set of contact leads have an uppermost contact leads surface and a lowermost contact leads surface, and the at least one auxiliary support member includes a first support end, a second support end that is opposite to the first support end, an interior support surface and an exterior support surface that is parallel to the interior support surface, wherein a portion of the interior support surface at the second support end is in contact with the proximal end of the set of contact leads between planes aligned with the uppermost attach pad surface and the lowermost attach pad surface and between planes aligned with the uppermost contact leads surface and the lowermost contact leads surface such that the first support end extends beyond the proximal end towards the at least one semiconductor die;
mounting at least one semiconductor die on the die attach pad;
mounting bond wires for electrically coupling the at least one semiconductor die to at least one contact pad;
at least partially encasing the semiconductor die, bond wires and contact pads in a mold compound while leaving one surface of the metal substrate exposed; and
etching away at least a portion of the auxiliary support member thereby forming a void.
2. The semiconductor package of claim 1, wherein the at least one auxiliary support structure is integrally formed with the die attach pad and the proximal end of the set of contact leads.
3. The semiconductor package of claim 1, wherein the at least one auxiliary support structure is integrally formed with the die attach pad and the proximal end and at least one of the contact leads in the set of contact leads.
4. The semiconductor package of claim 1, wherein the at least one auxiliary support structure is integrally formed with the proximal end of the set of contact leads.
5. The semiconductor package of claim 1, wherein the at least one auxiliary support structure is integrally formed with the proximal end and at least one of the contact leads in the set of contact leads.
6. The semiconductor package of claim 1, wherein each contact lead comprises a full thickness portion at the distal end, the full thickness portion having an exposed contact pad.
7. The semiconductor package of claim 1, wherein each contact lead comprises a contact pad on a bottom surface of the distal end.
8. The semiconductor package of claim 7, wherein each of the contact pads is coated with an etching resistant material.
9. The semiconductor package of claim 1, wherein an exposed surface of the die attach pad is coated with an etching resistant material.
10. The semiconductor package of claim 1, wherein an exposed surface of the at least one auxiliary support structure is not coated with an etching resistant material.
11. The semiconductor package of claim 1, wherein the bottom surface of the semiconductor package is planar.
12. The semiconductor package of claim 7, wherein the bottom surface of the die attach pad and bottom surfaces of the contact pads define a planar bottom surface of the package.
14. The method of claim 13, wherein the at least one auxiliary support structure is integrally formed with the die attach pad and the proximal end of the set of contact leads.
15. The method of claim 13, wherein the at least one auxiliary support structure is integrally formed with the die attach pad and the proximal end and at least one of the contact leads in the set of contact leads.
16. The method of claim 13, wherein the at least one auxiliary support structure is integrally formed with the proximal end of the set of contact leads.
17. The method of claim 13, wherein the at least one auxiliary support structure is integrally formed with the proximal end and at least one of the contact leads in the set of contact leads.
18. The method of claim 13, wherein forming a set of contact leads comprises forming a full thickness portion at the distal end.
19. The method of claim 13, further comprising filling the voids with an epoxy.
20. The method of claim 19, wherein filling the voids with epoxy comprises a stencil step.
21. The method of claim 19, wherein filling a voids with epoxy comprises a nozzle filling step.
22. The method of claim of claim 13, further comprising, after etching away at least a portion of the auxiliary support member, etching away at least a portion of the die attach pad and at least a portion of the set of contact leads.

This application claims benefit of priority under 35 U.S.C. section 119(e) of the U.S. Provisional Patent Application Ser. No. 61/576,330 filed Dec. 15, 2011, entitled “AUXILIARY LEADFRAME PORTION FOR STABILIZING WIRE BOND AND AVOIDING BEND LEAD DURING HANDLING,” and is a Continuation-In-Part Application of Co-Pending U.S. patent application Ser. No. 12/960,268, filed Dec. 3, 2010 and titled “AUXILIARY LEADFRAME MEMBER FOR STABILIZING THE BOND WIRE PROCESS,” which in turn claims benefit of priority under 35 U.S.C. section 119(e) of the then U.S. Provisional Patent Application Ser. No. 61/266,819 filed Dec. 4, 2009, entitled “AUXILIARY LEADFRAME PORTION FOR STABILIZING WIRE BOND AND AVOIDING BEND LEAD DURING HANDLING,” all of which are hereby incorporated by reference in their entirety.

The present invention is related to the field of semiconductor device manufacturing. More specifically, the present invention relates to leadframes for stabilizing wire bond placement and avoiding bent leads.

In general, multiterminal integrated circuit (IC) packages are formed from a copper leadframe. FIG. 1A shows such a prior art process. A bare copper leadframe 100 shown in a top view and a bottom view is partially etched to pattern the contact leads 120 and the die attach pad 110. The partial etching is able to be done in any number of ways known by the person of ordinary skill. The contact leads 120 are generally etched to a partial thickness portion 122 and a full thickness portion 121. As used herein, the term “full thickness” generally denotes a member or structure being the same thickness as the original monolithic metal substrate from which the structure is etched. “Partial thickness” generally denotes that the structure has been etched to a partially, so the thickness is some fraction of the thickness of the original substrate. The full thickness portion 121 is such that the bottom surface 123 is exposed when the leadframe 100 is eventually encased in a mold compound. The exposed area of the full thickness portion 121 is soldered into application, such as a PC board having several traces and contact pads for forming an electrical connection with a semiconductor die (not shown) housed within the IC package. The partial thickness portion 122 extends away from the die attach pad 110. A plated portion 124 at the end of the contact lead 120 closest to the die attach pad 110, or the proximal end, receives a wire bond (not shown) for forming an electrical connection with a semiconductor die. As a result, an electrical connection is formed between the semiconductor die and the bottom surface 123 of the contact lead 120.

FIG. 1B shows a cross section of the copper leadframe 100 and the contact leads 120. A semiconductor die 111 is mounted on a top surface of the die attach pad 110. Bond wires 142 are mounted from the semiconductor die 111 to the partial thickness portion 122 of the contact lead 120. However, as shown in FIG. 1C, because of the flexible nature of most metals including copper, the partial thickness portion 122 bends when a capillary 140 attempts to place the bond wire 142 onto the plated end 124. Therefore, as shown in FIG. 1D, the partial thickness portion 122 rebounds and may cause the bond wire 142 to lift before a proper weld can be established. As a result, the entire device is generally scrapped, as the time-cost of repair can outweigh the cost of a new unit. Furthermore, as shown in FIG. 1E, the partial thickness portions 122′ can easily become bent or destroyed due to improper handling. Again, the leadframe 100 with the bent contact leads 120′ is scrapped. Such scrap adversely affects manufacturing yield. It is well known that the semiconductor industry is highly cost driven, and any phenomenon that causes lower than optimum yield causes manufacturing costs to increase. To that end, it is highly desirable to optimize manufacturing yield.

What is provided is a leadframe substrate having contact leads and an auxiliary support member for preventing bending of the contact leads during handing and manufacturing. Preferably, the auxiliary support member is integrally formed with the leadframe in an etching process. The auxiliary support member provides support for the contact leads to prevent bending of the leads during a manufacturing step and also prevents damage to the contact leads during handling. The auxiliary support member is removed by a later processing step when no longer needed, thereby electrically isolating all of the contact leads with respect to each other. As a result, a more robust bond wire connection can be made without damaging the contact leads. As a result, yield is improved with respect to contact leads that are bent or destroyed during handling and manufacturing.

In a first aspect of the invention, a semiconductor package comprises a die attach pad and at least one semiconductor die coupled with the die attach pad. In some embodiments, a groove at least partially circumscribes the die attach pad. Preferably, the package further comprises a set of contact leads extending outwards from the die attach pad and positioned above the groove, each contact lead having a proximal end and a distal end and a plurality of bond wires for electrically coupling the die to at least one contact pad. The groove is formed by the removal of the auxiliary support thereby electrically isolating the contact leads. In some embodiments, each contact lead comprises a full thickness portion at the distal end and a partial thickness portion at the proximal end. Alternatively, the removal of the auxiliary support member forms full thickness portions at the proximal ends of the contact leads such that each contact lead comprises a contact pad on the bottom surface of the proximal end. In some embodiments, the groove is filled by an epoxy filler.

In another aspect of the invention, a method of making a semiconductor package comprises etching a through pattern in a metal substrate, thereby forming a die attach pad, a set of contact leads having a first set of contact pads surrounding the die attach pad and an auxiliary support member substantially circumscribing the die attach pad. Then, at least one semiconductor die is mounted on the die attach pad. Then, bond wires are placed electrically coupling the semiconductor die to the contact leads and contact pads. Then, the leadframe, bond wires and semiconductor die are at least partially encased in a mold compound, and the auxiliary support member is etched away, electrically isolating the contact leads. In some embodiments, forming a set of contact leads comprises forming a full thickness portion at the distal end and forming a partial thickness portion at the proximal end. Also, etching away at least a portion of the auxiliary support member can form a second set of contact pads.

In another aspect of the invention, a leadframe for supporting a semiconductor die, comprises a plurality of die attach pads arranged in a matrix, a set of contact leads, each contact lead having a proximal end and a distal end, an auxiliary support member at least partially circumscribing each of the die attach pads, wherein each set of contact leads is positioned above the auxiliary support member. As described above, the auxiliary support member effectuates a more robust manufacturing process. The auxiliary support member prevents the contact leads from being bent during handling or during the bond wiring process. In some embodiments, each contact lead comprises a contact pad on a bottom surface of the distal end and a contact pad on a bottom surface of the proximal end. Also, each contact lead comprises a full thickness portion at the distal end. In some embodiments, each contact lead comprises a partial thickness portion at the proximal end.

The novel features of the invention are set forth in the appended claims. However, for purpose of explanation, several embodiments of the invention are set forth in the following figures.

FIG. 1A shows a prior art leadframe.

FIG. 1B shows a prior art leadframe in cross section.

FIG. 1C shows a prior art leadframe in a manufacturing step.

FIG. 1D shows a prior art leadframe in a manufacturing step.

FIG. 1E shows a prior art leadframe damaged from improper handling.

FIG. 2A shows a top view of a leadframe according to some embodiments.

FIG. 2B shows a bottom view of a leadframe according to some embodiments.

FIG. 2C shows a cross section of a leadframe according to some embodiments.

FIG. 2D shows a processing step according to some embodiments.

FIG. 2E shows a processing step according to some embodiments.

FIG. 2F shows a completed semiconductor package according to some embodiments.

FIG. 3A shows a bottom view of a leadframe according to some embodiments.

FIG. 3B shows a processing step according to some embodiments.

FIG. 3C shows a processing step according to some embodiments.

FIG. 4 shows a process flowchart according to some embodiments.

FIG. 5A shows a leadframe shown from a top view and a bottom view according to some embodiments.

FIG. 5B shows a cross section of the leadframe in FIG. 5A along the line A according to some embodiments.

FIG. 5C shows an etching process for a matrix of molded leadframes according to some embodiments.

FIG. 5D shows optional results of the etching process of FIG. 5C according to some embodiments.

FIG. 6A shows a leadframe shown from a top view and a bottom view according to some embodiments.

FIG. 6B shows a cross sectional of the leadframe in FIG. 6A along the line A according to some embodiments.

FIG. 6C shows optional results of the etching process of FIG. 5B according to some embodiments.

FIG. 7A shows a leadframe shown from a top view and a bottom view according to some embodiments.

FIG. 7B shows a cross sectional of the leadframe in FIG. 7A along the line A according to some embodiments.

FIG. 7C shows optional results of the etching process of FIG. 5B according to some embodiments.

FIG. 8A shows a leadframe shown from a top view and a bottom view according to some embodiments.

FIG. 8B shows a cross sectional of the leadframe in FIG. 8A along the line A according to some embodiments.

FIG. 8C shows optional results of the etching process of FIG. 5B according to some embodiments.

Reference will now be made in detail to the embodiments of the leadframe method and apparatus of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the embodiments below, it will be understood that they are not intended to limit the invention to these embodiments and examples. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to more fully illustrate the present invention. However, it will be apparent to one of ordinary skill in the prior art that the present invention may be practiced without these specific details. In other instances, well-known methods and procedures, components and processes haven not been described in detail so as not to unnecessarily obscure aspects of the present invention. It will, of course, be appreciated that in the development of any such actual implementation, numerous implementation-specific decisions must be made in order to achieve the developer's specific goals, such as compliance with application and business related constraints, and that these specific goals will vary from one implementation to another and from one developer to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking of engineering for those of ordinary skill in the art having the benefit of this disclosure.

FIG. 2A shows a perspective top view leadframe 200 per an embodiment of the current invention. The leadframe 200 can be formed, for example, by an etching process from a monolithic sheet of metal, such as copper. Etching techniques for forming leadframes are well known in the prior art, and need not be described in detail in this disclosure. In general, areas in a monolithic sheet of metal that are desired to form a particular structure are coated in an etch resist material or plated in an etch resistant metal. When the monolithic sheet is submerged or otherwise affected by a material that etches metal, the undesired portions are etched away, leaving behind desired portions protected by plating or coating. Furthermore, etching can be done for prescribed periods of time so that only some of the entire thickness of a monolithic sheet of metal is etched away. The leadframe 200 as formed comprises a die attach pad 210 and a plurality of contact leads 220 that extend outward from the die attach pad 210. Each contact lead 220 has a bond pad 224 on the top surface of a proximal end with respect to the die attach pad 210. The bond pad 224 is generally a silver, gold, nickel, palladium plating, or any alloy combination thereof, or plating with any other useful material or combination of materials for effectuating the mounting of a bond wire in a later processing step. The contact lead 220 further comprises a full thickness portion 221 at a distal end with respect to the die attach pad 210. The full thickness portion 221 at the distal end and the bond pad 224 at the proximal end are joined by a partial thickness portion 222. As described above, a pattern in a monolithic sheet of metal can be partially etched to form structures of varying thicknesses. A contact pad 223 is plated onto the bottom surface of the full thickness portion 221 for contacting and being soldered to an application, such as a printed circuit board. Advantageously, the partial thickness portion 222 enables electrical connectivity between the bond pad 224 and the contact pad 223 but can be encased in a mold compound such that it is no longer exposed in a later processing step, thereby shielding the partial thickness portion 222 from potential short circuit or undesired electrical contact.

The leadframe 200 further comprises an auxiliary support member 230. The auxiliary support member 200 at least partially circumscribes the die attach pad 210 and can be formed in a partial etching process so that it is integrally formed with the contact leads 220. Alternatively, the auxiliary support member 230 can be mounted or soldered in place in a separate processing step. Preferably, the auxiliary support member 230 is formed as an enclosed structure that lends structural support to the partial thickness portion 222, and in particular the bond pad 224. As shown in FIG. 2B, which shows a bottom perspective view of the leadframe 200, the auxiliary support member 230 circumscribes the die attach pad 210 and supports the proximal ends of the contact leads 220. Preferably, the combined thickness of the bond pad 224, partial thickness portion 222 and the auxiliary support member 230 is approximately equal to the combined thickness of the full thickness portion 221 and the contact pad 223. Therefore, upon operation of a wire bonding machine, the leadframe 200 will be substantially planar and effectuate ease of manufacturing. Preferably, the bottom surface of the die attach pad 210 and the contact pads 223 are plated with gold, silver, palladium or nickel to effectuate a stronger weld when the device is mounted into an application, such as a printed circuit board and also as an etch resist in a later etching step for removing the auxiliary support member 230.

FIG. 2C shows the leadframe 200 in cross section. A semiconductor die 215 is mounted on the die attach pad 210. A bond wire 225 is connected from the semiconductor die 215 to the bond pad 224 at the proximal end of the contact lead 220. The bond wire 225 is mounted by a capillary 240 which exerts pressure on the bond pad 224 in order to effectuate sufficient force as to permanently bond the bond wire 225 to the bond pad 224. As discussed above, the partial thickness portion in a prior art configuration bends under such pressure. Advantageously, the auxiliary support member 230 provides a normal force to the capillary 240 and prevents any bending. As a result, the contact lead 220 does not bend and the bond wire 225 does not detach from the bond pad 224 after the capillary 240 is removed.

FIG. 2D shows an etching step for removal of the auxiliary support member 230 after an encasing step that is not shown for the sake of brevity and clarity. Molding steps are well known in the art of semiconductor packaging and need not be recounted in detail here. Generally, a leadframe in matrix form is encased in a suitable mold compound in a hot liquid state that dries and cools to form a plastic encapsulant, lending protection and support to all internal structures and elements. As can be appreciated, the auxiliary support member 230 electrically shorts all of the contact leads 220 together in addition to providing support. As a result, it should be removed. As discussed above, the bottom surfaces of the die attach pad 210 and the contact pads 223 are plated in an etch resistant material, whereas the bottom surface of the auxiliary support member 230 is left exposed. In general, the leadframe 210 is formed in a matrix 250 having a plurality of leadframes 200A, 200B, 200C and 200D for greater throughput during the manufacturing process. The matrix 250 is submerged in a vat 260 having an etching solution 270 that acts on the metal from which the leadframe 200 was formed, preferably copper. FIG. 2E shows the encased leadframe 200 after an etching step. The etching step has sacrificed the auxiliary support member 230. In FIG. 2E, the bottom surface of the leadframe 200 is shown with a groove 235 in place of the support structure 230 of FIGS. 2A-2D. The support structure 230 is no longer needed as the contact leads 230, including the partial thickness portion 222 of FIG. 2A-2D, are encased in a mold compound 201 that obviates the need for any further support. In some embodiments, the groove 235 is filled in by an epoxy 227. The epoxy 227 can be filled by a dispenser or a screen print over a stencil. Both methods are well known in the prior art and need not be recounted here.

FIG. 2F shows an embodiment of a finished semiconductor package 280 shown from a bottom view. The contacts 223 are exposed along with the bottom surface of the die attach pad 210. In general, the bottom surface of the die attach pad 210 provides a low thermal resistance to withdraw waste heat from the semiconductor die 215 of FIG. 2D. The bottom surface of the die attach pad 210 is generally thermally coupled to a heat slug for that purpose. The contact pads 223 function as input/output for the integrated circuit. The groove, now filled with epoxy 227, circumscribes the die attach pad 210. However, the person of ordinary skill having the benefit of this disclosure will readily appreciate that the groove need not entirely encompass the die attach pad 210. Preferably, the bottom surface of the semiconductor device 280 is substantially planar for effectuating proper coupling into application, such as a printed circuit board.

In some applications, more contact points are needed between a semiconductor device and an application to effectuate a more robust electrical connection between the application, such as a printed circuit board, and the semiconductor device. To that end, FIG. 3A shows an alternate embodiment of the instant invention from a bottom perspective view. A leadframe 300 is formed by an etching a pattern onto a monolithic metal substrate as described above. FIG. 3A shows the leadframe 300 from a bottom view. The leadframe 300 comprises a die attach pad 310 and a plurality of contact leads 320. Each contact lead 320 comprises a partial thickness portion 322 and a full thickness portion 321. The full thickness portion 321 is plated with a metal such as gold, silver, nickel palladium or the like forming a contact pad 323. Similarly to the embodiment described in FIGS. 2A-2F, the contact pads 323 on the bottom surface of the full thickness portion 321 are exposed when the leadframe is encased in a mold compound in a later molding process. The leadframe 300 further comprises an auxiliary support member 330. The auxiliary support member 330 circumscribes the die attach pad 310 and is formed under the contact leads 320. In the embodiment of FIG. 3A, the auxiliary support member 330 comprises plated portions 333. Preferably, the plated portions 333 are plated to correspond to particular areas of the auxiliary support member 330 that are directly below the contact leads 320 such that when the auxiliary support member 330 is sacrificed in a later etching step, the plated portions 333 remain and will be the same thickness as the full thickness portions 321. Therefore, after a later molding process, the plated portions 333 are exposed on a bottom surface of a resulting semiconductor package. As a result, the plated portions 333 are useful as a second set of contact pads for effectuating a more robust electrical connection between a semiconductor die and the application in which the semiconductor device is placed.

FIG. 3B shows a matrix 350 of leadframes 300A 300B 300C and 300D undergoing an etching process for sacrificing or otherwise removing the auxiliary support member 330. The plated portions 333, the contact pads 323 and the bottom surface of the die attach pad 310 are resistant to etching solutions. As a result, the exposed portions of the auxiliary support member 330 will dissolve when the matrix 350 is submerged in a vat 360 having an etching solution 370. What is left behind is a groove 325 intermittently filled by the plated portions 333. Optionally, the groove 325 is filled with an epoxy by an injection or a screen and stencil step.

FIG. 3C shows an embodiment of a finished semiconductor package 380 shown from a bottom view. The contact pads 323 are exposed along with the bottom surface of the die attach pad 310. In general, the bottom surface of the die attach pad 310 provides a low thermal resistance to withdraw waste heat from a semiconductor die, such as 215 FIG. 2D. The bottom surface of the die attach pad 310 is generally thermally coupled to a heat slug for that purpose. The contact pads 323 function as input/output for the integrated circuit. The groove 325 comprises another set of contact pads 333 and circumscribes the die attach pad 310. However, the person of ordinary skill having the benefit of this disclosure will readily appreciate that the groove need not entirely encompass the die attach pad 310. Preferably, the bottom surface of the semiconductor device 380 is substantially planar for effectuating proper coupling into application, such as a printed circuit board.

FIG. 4 is a flowchart diagram of a method 400 for manufacturing a semiconductor package as described in the preceding Figures. In a step 410, a leadframe is formed by etching a desired pattern from a monolithic metal substrate by plating or coating desired portions of the substrate and allowing the remaining portions to be sacrificed by an etching solution. Preferably, forming a leadframe comprises forming a die attach pad, a plurality of contact leads each having a full thickness portion and a partial thickness portion, and an auxiliary support member for providing support to the partial thickness portion during a later wire bonding step. In a step 420, portions defining contact pads and the die attach pad are plated in an etch resist material for a later etching step. As described above, in some embodiments, the entirety of the auxiliary support member is left unplated such that the whole auxiliary support member is sacrificed in a later etching step. Alternatively, a pattern is etched onto the auxiliary support member such that a second set of contact pads is formed when the auxiliary support member is partially sacrificed in a later processing step. In a step 430, a die is mounted on the die attach pad. In a step 440, wire bonds are placed between contact pads on a proximal end of each of the contact leads and the die, thereby effectuating electrical contact therebetween. In a step 450, the leadframe, die, and wire bonds are at least partially encapsulated in a mold compound. Preferably, the bottom surfaces of the contact pads, the die attach pad and the auxiliary support member are exposed as described above. In a step 460, the now encapsulated device is submerged or otherwise affected by an etching solution that etches unplated exposed areas. In some embodiments, the entirety of the auxiliary support member is sacrificed. Alternatively, portions of the auxiliary support member are sacrificed leaving behind a second set of contact pads. Advantageously, the contact pads are electrically isolated with respect to each other upon etching the auxiliary support member. Optionally, in a step 465, the groove can be filled with an epoxy or other suitable material through a screen printing process using a screen stencil or epoxy dispense using a dispenser. Although the foregoing process has been described in the singular, it is well known in the art of semiconductor manufacturing that leadframes are processed in matrix form with each matrix having a plurality of leadframes. To that end, in a step 470, the matrix is singulated to form individual packaged units such as the ones shown in FIGS. 2F and 3C.

FIGS. 5A-5C show alternate embodiments of a leadframe 500 having a support structure 510. The leadframe 500 is shown from a top view 501 and a bottom view 502. The leadframe 500 comprises a die attach pad 530 and several contact leads 520 that are held stationary to the die attach pad 530 by an auxiliary support structure 510. The contact leads 520 are staggered such that every other contact pad 525 is near the die attach pad 530 and every other contact pad 525 is further from the die attach pad 530. Such staggering of the contact pads 525 enables greater contact pad footprint density by enabling two rows of contact pads on a mounting surface of the completed package (shown later). In the exemplary embodiment of FIG. 5A, there are four auxiliary support structures 510, one on each side of the die attach pad 530. The several contact leads 520, support members 520 and die attach pad 530 can be formed by partial etching processes performed on a monolithic sheet of metal, preferably copper. On the bottom surface of the leadframe 500, areas which contact a final application, such as a printed circuit board (PCB), are plated. These plated areas comprise the bottommost surface of the contact pads 525 and the die attach pad 530 (shown in grey). Generally, the embodiment of FIG. 5A and the proceeding Figures are directed towards any issues which may arise due to the thickness of the leadframe 500 where a wirebond is to be placed.

FIG. 5B shows the leadframe 500 in FIG. 5A in cross section along the line A, and having a semiconductor die 535 mounted on the die attach pad 530 and electrically coupled to the several contact leads 520 by wirebonds 536. In the close up drawing, the die 535 is shown mounted to the die attach pad 530 by an adhesive or tape 537. The wirebonds 536 are mounted to the contact lead 520 on a plated area 505 above a first support protrusion 521. The auxiliary support structure 510 is formed between the first support protrusion 521 and a second support protrusion 531 on the die attach pad 530. When the auxiliary support structure 510 is removed in a later processing step, the die attach pad 530 is electrically isolated from the several contact leads 520, which are in turn electrically isolated from each other. Advantageously, the wirebond 536 is mounted on the first support protrusion 521 while the auxiliary support structure 510 is still in place so that the first support protrusion 521 is not bent by the force of the applicator applying the wirebond 536 to thereon. The plated areas 505 on the bottom surface of the leadframe 500 corresponding to the die attach pad 530 and the contact pads 525 are exposed after the leadframe is encased in a mold compound in a later processing step. The auxiliary support structure 510 is not. When the molded leadframe 500 is exposed to an etching process, the plated areas 505 will not be affected by the etching process and the auxiliary support structure 510 will be removed.

FIG. 5C shows an etching process for a matrix 550 of molded leadframes according to some embodiments. It is generally understood that semiconductor devices are formed in matrix arrangements for greater manufacturing throughput. In the close up view 549, it is shown that the mold compound 540 surrounds and covers the bottom surface of the leadframe 500 except for the bottom surfaces of the auxiliary support structure 510 and the plated areas (the die attach pad 530 and the contact pads 525). The auxiliary support structure 510 is not plated and thus is exposed to the etching process. In this example, the matrix 550 is lowered into a vat 551 having etching solution 552 therein.

FIG. 5D shows optional results of the etching process of FIG. 5C. The before etching view on the left side of FIG. 5D shows a zoomed in view 599 and a cross section view 598 of the matrix 550 of FIG. 5C before the etching process has occurred. The die attach pad 530 and contact pads 525 are plated 505, but the auxiliary support structure 510 is not plated. FIG. 5D presents two exemplary etching options. The first etching option #1 is a partial thickness etching, removing only the auxiliary support structure 510, as shown in the middle zoomed in view 599A and the middle cross sectional view 598A. A simple rectangular groove 511 is formed upon removal of the auxiliary support structure 510. A bottom surface of the tip 521′ of the first support protrusion 521 is exposed by the groove 511. Similarly, a bottom surface of the tip 531′ of the second support protrusion 531 is also exposed by the groove 511. The groove 511 can be filled with an epoxy, mold compound, or any other material. The second etching option #2 is a full thickness etching, removing the auxiliary support structure 510 and the tips 521′ and 531′, as shown in the right zoomed in view 599B and the right cross sectional view 598B. In this example, a groove 512 is formed by the removal of the auxiliary support structure 510. Additionally, two additional voided areas 512′ are formed. The tip 521′ of the first support protrusion 521 along with the tip 531′ of the second support protrusion 531 are etched away to form the additional voided areas 512′. Stated differently, the entire thickness of the leadframe 500 is etched through. The voided areas 512 and 512′ can be filled with an epoxy, mold compound, or any other material, or left empty.

FIG. 6A shows an alternate embodiment of a leadframe 600 shown from a top view 601 and a bottom view 602. Although “top” and “bottom” are discussed herein this embodiment and others, it is understood that a “top” surface is where a die is eventually mounted and a “bottom” surface is where the finished IC package is mounted to an end application, such as a PCB. “Top” and “bottom” are used for the sake of convenience but are not intended to limit any embodiment to cardinal directions or orientation. Similarly to FIG. 5A, the plated areas comprise the bottommost surface of the contact pads 625 and the die attach pad 630 (shown in grey). In the example of FIG. 6A, a each contact lead 620 couples to and shares an auxiliary support structure 610. The auxiliary support structure 610 is integrally formed with the contact leads 620 and does not contact the die attach pad 630. Further, the die attach pad 630 comprises one or more supporting legs 633 for preventing the leadframe 600 from bending or breaking especially along the auxiliary support structure 610.

FIG. 6B shows the leadframe 600 in FIG. 6A in cross section along the line A, and having a semiconductor die 635 mounted on the die attach pad 630 and electrically coupled to the several contact leads 620 by wirebonds 636. In the close up view, the die 635 is shown mounted to the die attach pad 630 by an adhesive or tape 637. The wirebonds 636 are mounted to the contact lead 620 on a plated area 605 above a first support protrusion 621. The auxiliary support structure 610 is formed between the first support protrusion 621 and a second support protrusion 631 on the die attach pad 630. In the exemplary embodiment of FIGS. 6A-6D, the auxiliary support structure 610 is not attached to the second support protrusion 631. When the auxiliary support structure 610 is removed in a later processing step, the several contact leads 620 are electrically isolated from each other. Advantageously, the wirebond 636 is mounted on the first support protrusion 621 while the auxiliary support structure 610 is still in place so that the first support protrusion 621 is not bent by the force of the applicator applying the wirebond 636 to thereon. The plated areas 605 on the bottom surface of the leadframe 600 corresponding to the die attach pad 630 and the contact pads 625 are exposed after the leadframe is encased in a mold compound in a later processing step. The auxiliary support structure 610 is not. When the molded leadframe 600 is exposed to an etching process, the plated areas 605 will not be affected by the etching process and the auxiliary support structure 610 will be removed.

FIG. 6C shows optional results of the etching process of FIG. 5B with the leadframe 600. The before etching view on the left side of FIG. 6C shows a zoomed in view 699 and a cross section view 698 of the matrix 550 of FIG. 5C before an etching process. The die attach pad 630 and contact pads 625 are plated 605, but the auxiliary support structure 610 is not plated and the mold 640 is in between. FIG. 6D presents two exemplary etching options. The first etching option #1 is a partial thickness etching, removing only the auxiliary support structure 610, as shown in the middle zoomed in view 699A and the middle cross sectional view 698A. A simple groove 611 having a rectangular cross section is formed upon removal of the auxiliary support structure 610. In the embodiment of FIGS. 6A-6C, the groove 611 can be made more thin than the groove 511 of FIG. 5D since the auxiliary support structure 610 is not integrally formed with the die attach pad 630. A bottom surface of the tip 621′ of the first support protrusion 621 is exposed by the groove 611. The groove 611 can be filled with an epoxy, mold compound, or any other material. The second etching option #2 is a full thickness etching, removing the auxiliary support structure 610 and the tip 621′, as shown in right zoomed in view 699B and the right cross sectional view 698B. In this example, a groove 612 is formed by the removal of the auxiliary support structure 610. The groove 612 has an additional voided area 612′. The tip 621′ of the first support protrusion 621 is etched away to form the additional voided area 612′. Stated differently, the entire thickness of the leadframe 600 is etched through. The voided area 612 and 612′ can be filled with an epoxy, mold compound, or any other material, or left empty.

FIG. 7A shows yet another embodiment of a leadframe 700 having auxiliary support structures shown from a top view 701 and a bottom view 702. Similarly to FIGS. 5A and 6A, the plated areas comprise the bottommost surface of the contact pads 725 and the die attach pad 730 (shown in grey). In the example of FIG. 7A, each contact lead 720 comprises its own auxiliary support structure 710. Each auxiliary support structure 710 is integrally formed between each individual contact lead 720 and the die attach pad 730.

FIG. 7B shows the leadframe 700 in FIG. 7A in cross section along the line A, and having a semiconductor die 735 mounted on the die attach pad 730 and electrically coupled to the several contact leads 720 by wirebonds 736. In the close up view, the die 735 is shown mounted to the die attach pad 730 by an adhesive or tape 737. The wirebonds 736 are mounted to the contact lead 720 on a plated area 705 above a first support protrusion 721. The auxiliary support structures 710 are formed between the first support protrusion 721 and a second support protrusion 731 on the die attach pad 730. In cross section, the leadframe 700 is similar to the leadframe 500 of FIG. 5A, shown in cross section in FIG. 5C. However, the support structures 710 are contiguous through the die attach pad 730 to each contact lead 720, and are not contiguous with each other. When the auxiliary support structures 710 are removed in a later processing step, the die attach pad 730 is electrically isolated from the several contact leads 720, in addition to already being electrically isolated from each other. Advantageously, the wirebond 736 is mounted on the first support protrusion 721 while the auxiliary support structures 710 are still in place so that the first support protrusion 721 is not bent by the force of the applicator applying the wirebond 736 to thereon. The plated areas 705 on the bottom surface 709 of the leadframe 700 corresponding to the die attach pad 730 and the contact pads 725 are exposed after the leadframe is encased in a mold compound in a later processing step. The auxiliary support structures 710 are not. When the molded leadframe 700 is exposed to an etching process, the plated areas 705 will not be affected by the etching process and the auxiliary support structures 710 will be removed.

FIG. 7C shows optional results of the etching process of FIG. 5B with the leadframe 700. The before etching view on the left side of FIG. 7C shows a zoomed in view 799 and a cross section view 798 of the matrix 550 of FIG. 5C before an etching process. The die attach pad 730 and contact pads 725 are plated 705, but the auxiliary support structure 710 is not plated and the mold 740 is in between. FIG. 7D presents two exemplary etching options. The first etching option #1 is a partial thickness etching, removing only the auxiliary support structures 710, as shown in the middle zoomed in view 799A and the middle cross sectional view 798A. Rather than the grooves of the embodiments of FIGS. 5D and 6C, the removal of the auxiliary support structures 710 form voids 711. Each void 711 formed upon removal of the auxiliary support structures 710 is able to have a rectangular cross section. The voids 711 can have a rhomboid or rectangular shape from a bottom view. A bottom surface of the tip 721′ of the first support protrusion 721 is exposed by the voids 711. The voids 711 can be filled with an epoxy, mold compound, or any other material. The second etching option #2 is a full thickness etching, removing the auxiliary support structures 710 and the tips 721′ and 731′, as shown in the right zoomed view 799B and the right cross sectional view 798B. In this example, voids 712 are formed by the removal of the auxiliary support structures 710. Additionally, two extra voided areas 712′ are formed for each void 712. The tip 721′ of the first support protrusion 721 along with the tip 731′ of the second support protrusion 731 are etched away to form the additional voided areas 712′. Stated differently, the entire thickness of the leadframe 700 is etched through. The voided areas 712 and 712′ can be filled with an epoxy, mold compound, or any other material, or left empty.

FIG. 8A shows yet another embodiment of a leadframe 800 having auxiliary support structures shown from a top view 801 and a bottom view 802. Similarly to FIGS. 5A, 6A and 7A, the plated areas comprise the bottommost surface of the contact pads 825 and the die attach pad 830 (shown in grey). In the example of FIG. 8A, a each contact lead 820 comprises its own auxiliary support structure 810. Each auxiliary support structure 810 is integrally formed with each individual contact lead 820 and does not contact the die attach pad 830. Further, the die attach pad 830 comprises one or more supporting legs 833 for preventing the leadframe 800 from bending or breaking especially along the auxiliary support structures 810.

FIG. 8B shows the leadframe 800 in FIG. 8A in cross section along the line A, and having a semiconductor die 835 mounted on the die attach pad 830 and electrically coupled to the several contact leads 820 by wirebonds 836. In the close up view, the die 835 is shown mounted to the die attach pad 830 by an adhesive or tape 837. The wirebonds 836 are mounted to the contact lead 820 on a plated area 805 above a first support protrusion 821. The auxiliary support structures 810 are formed integrally with first support protrusion 821 and near a second support protrusion 831 on the die attach pad 830. In cross section, the leadframe 800 is similar to the leadframe 600 of FIG. 6A, shown in cross section in FIG. 6B. However, the support structures 810 are contiguous with each contact lead 820, and are not contiguous with each other or the die attach pad 830. When the auxiliary support structures 810 are removed in a later processing step, the die attach pad 830 is electrically isolated from the several contact leads 820, in addition to already being electrically isolated from each other. Advantageously, the wirebond 836 is mounted on the first support protrusion 821 while the auxiliary support structures 810 is still in place so that the first support protrusion 821 is not bent by the force of the applicator applying the wirebond 836 to thereon. The plated areas 805 on the bottom surface of the leadframe 800 corresponding to the die attach pad 830 and the contact pads 825 are exposed after the leadframe is encased in a mold compound in a later processing step. The auxiliary support structures 810 is not. When the molded leadframe 800 is exposed to an etching process, the plated areas 805 will not be affected by the etching process and the auxiliary support structures 810 will be removed.

FIG. 8C shows optional results of the etching process of FIG. 5B with the leadframe 800. The before etching view on the left side of FIG. 8C shows a zoomed in view 899 and a cross section view 898 of the matrix 550 of FIG. 5C before an etching process. The die attach pad 830 and contact pads 825 are plated 805, but the auxiliary support structure 810 is not plated and the mold 840 is in between. FIG. 8D presents two exemplary etching options. The first etching option #1 is a partial thickness etching, removing only the auxiliary support structures 810, as shown in the middle zoomed in view 899A and the middle cross section view 898A. Rather than the grooves of the embodiments of FIGS. 5D and 6C, the removal of the auxiliary support structures 810 form voids 811, similar to the voids 711 of FIG. 7C. Each void 811 formed upon removal of the auxiliary support structures 810 is able to have a rectangular cross section. The voids 811 can have a rhomboid or rectangular shape from a bottom view. A bottom surface of the tip 821′ of the first support protrusion 821 is exposed by each of the voids 811. Similarly, a bottom surface of the tip 831′ of the second support protrusion 831 is also exposed by each of the voids 811. The voids 811 can be filled with an epoxy, mold compound, or any other material. The second etching option #2 is a full thickness etching, removing the auxiliary support structures 810 and the tip 821′, as shown in the right zoomed in view 899B and the right cross section view 898B. In this example, the voids 812 are formed by the removal of the auxiliary support structures 810. The voids 812 each have an additional voided area 812′. The tip 821′ of the first support protrusion 821 is etched away to form the additional voided area 812′. Stated differently, the entire thickness of the leadframe 800 is etched through. The voids 812 and 812′ can be filled with an epoxy, mold compound, or any other material, or left empty.

The present invention has been described in terms of specific embodiments incorporating details to facilitate the understanding of the principles of construction and operation of the invention. The specific configurations shown and the methodologies described in relation to the various modules and the interconnections therebetween are for exemplary purposes only. By way of example, partial thickness portions are referenced herein. However, the person of ordinary skill having the benefit of this disclosure will readily appreciate that the thickness of any structure or member discussed herein need not be precisely partial the thickness of an original monolithic metal substrate from which the leadframe has been etched. Rather, the partial etched portions can be generalized as partially etched portions. Such reference herein to specific embodiments and details thereof is not intended to limit the scope of the claims appended hereto. It will be apparent to those skilled in the art that modifications may be made in the embodiment chosen for illustration without departing from the spirit and scope of the invention.

Sirinorakul, Saravuth

Patent Priority Assignee Title
Patent Priority Assignee Title
3611061,
4411719, Feb 07 1980 Micron Technology, Inc Apparatus and method for tape bonding and testing of integrated circuit chips
4501960, Jun 22 1981 Motorola, Inc. Micropackage for identification card
4801561, Jul 05 1984 National Semiconductor Corporation Method for making a pre-testable semiconductor die package
4855672, May 18 1987 AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD Method and process for testing the reliability of integrated circuit (IC) chips and novel IC circuitry for accomplishing same
5105259, Sep 28 1990 Motorola, Inc. Thermally enhanced semiconductor device utilizing a vacuum to ultimately enhance thermal dissipation
5195023, Dec 23 1991 AT&T Bell Laboratories; American Telephone and Telegraph Company Integrated circuit package with strain relief grooves
5247248, Feb 18 1991 Sharp Kabushiki Kaisha Burn-in apparatus and method of use thereof
5248075, Apr 13 1992 Micron Technology, Inc.; Micron Technology, Inc IC pin forming machine with integrated IC testing capability
5281851, Oct 02 1992 AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD ; AVAGO TECHNOLOGIES GENERAL IP PTE LTD Integrated circuit packaging with reinforced leads
5285104, Oct 02 1991 IBIDEN CO , LTD Encapsulated semiconductor device with bridge sealed lead frame
5396185, Aug 13 1990 Kabushiki Kaisha Toshiba System and carrier for testing semiconductor integrated circuit devices
5397921, Sep 03 1993 UTAC Hong Kong Limited Tab grid array
5479105, Jun 25 1993 SAMSUNG ELECTRONICS CO , LTD Known-good die testing apparatus
5535101, Nov 03 1992 NXP, B V F K A FREESCALE SEMICONDUCTOR, INC Leadless integrated circuit package
5596231, Aug 05 1991 UTAC Hong Kong Limited High power dissipation plastic encapsulated package for integrated circuit die
5708295, Apr 28 1995 MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD Lead frame and method of manufacturing the same, and resin sealed semiconductor device and method of manufacturing the same
5767527, Jul 07 1994 Fujitsu Limited Semiconductor device suitable for testing
5843808, Jan 11 1996 UTAC HEADQUARTERS PTE LTD Structure and method for automated assembly of a tab grid array package
5872394, Mar 06 1996 Mitsubishi Denki Kabushiki Kaisha Lead frame
5959363, Jan 12 1995 Kabushiki Kaisha Toshiba Semiconductor device with improved encapsulating resin
5990692, May 10 1996 SAMSUNG ELECTRONICS CO , LTD Testing apparatus for non-packaged semiconductor chip
6072239, Nov 08 1995 SOCIONEXT INC Device having resin package with projections
6111324, Feb 05 1998 UTAC HEADQUARTERS PTE LTD Integrated carrier ring/stiffener and method for manufacturing a flexible integrated circuit package
6159770, Nov 08 1995 SOCIONEXT INC Method and apparatus for fabricating semiconductor device
6197615, Apr 04 1997 Samsung Electronics Co., Ltd. Method of producing lead frame having uneven surfaces
6208020, Feb 24 1999 TESSERA ADVANCED TECHNOLOGIES, INC Leadframe for use in manufacturing a resin-molded semiconductor device
6229200, Jun 10 1998 UTAC Hong Kong Limited Saw-singulated leadless plastic chip carrier
6242281, Jun 10 1998 UTAC Hong Kong Limited Saw-singulated leadless plastic chip carrier
6250841, Sep 22 1997 Valu Engineering, INC; Solus Industrial Innovations, LLC Splice sleeve for guide rails
6258629, Aug 09 1999 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Electronic device package and leadframe and method for making the package
6284569, Feb 05 1998 UTAC HEADQUARTERS PTE LTD Method of manufacturing a flexible integrated circuit package utilizing an integrated carrier ring/stiffener
6285075, Nov 02 1998 UTAC HEADQUARTERS PTE LTD Integrated circuit package with bonding planes on a ceramic ring using an adhesive assembly
6294100, Apr 08 1999 UTAC Hong Kong Limited Exposed die leadless plastic chip carrier
6304000, Apr 30 1997 Dow Corning Toray Silicone Company, Ltd. Semiconductor device comprising silicone adhesive sheet
6326678, Sep 03 1993 UTAC HEADQUARTERS PTE LTD Molded plastic package with heat sink and enhanced electrical performance
6329711, Nov 08 1995 SOCIONEXT INC Semiconductor device and mounting structure
6353263, Apr 14 1999 III Holdings 10, LLC Semiconductor device and manufacturing method thereof
6372625, Aug 26 1997 DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT Semiconductor device having bonding wire spaced from semiconductor chip
6376921, Nov 08 1995 SOCIONEXT INC Semiconductor device, method for fabricating the semiconductor device, lead frame and method for producing the lead frame
6384472, Mar 24 2000 Siliconware Precision Industries Co., LTD Leadless image sensor package structure and method for making the same
6392427, Dec 21 1998 YANG, HSU KAI Testing electronic devices
6414385, Dec 30 1999 Siliconware Precisionindustries Co., Ltd. Quad flat non-lead package of semiconductor
6429048, Dec 05 2000 UTAC HEADQUARTERS PTE LTD Metal foil laminated IC package
6451709, Sep 03 1998 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Methodology of removing misplaced encapsulant for attachment of heat sinks in a chip on board package
6455348, Mar 12 1998 MICRO-OPTIMUS TECHNOLOGIES, INC Lead frame, resin-molded semiconductor device, and method for manufacturing the same
6476469, Nov 23 2000 Siliconware Precision Industries Co., Ltd. Quad flat non-leaded package structure for housing CMOS sensor
6489218, Jun 21 2001 Advanced Semiconductor Engineering, Inc. Singulation method used in leadless packaging process
6498099, Jun 10 1998 UTAC Hong Kong Limited Leadless plastic chip carrier with etch back pad singulation
6507116, Apr 24 1997 GLOBALFOUNDRIES Inc Electronic package and method of forming
6545332, Jan 17 2001 Siliconware Precision Industries Co., Ltd. Image sensor of a quad flat package
6545347, Mar 06 2001 UTAC Hong Kong Limited Enhanced leadless chip carrier
6552417, Sep 03 1993 UTAC Hong Kong Limited Molded plastic package with heat sink and enhanced electrical performance
6552423, Feb 18 2000 Samsung Electronics Co., Ltd. Higher-density memory card
6566740, Mar 23 2000 Mitsui High-Tec INC Lead frame for a semiconductor device and method of manufacturing a semiconductor device
6573121, Nov 08 1995 SOCIONEXT INC Semiconductor device, method for fabricating the semiconductor device, lead frame and method for producing the lead frame
6585905, Jun 10 1998 UTAC Hong Kong Limited Leadless plastic chip carrier with partial etch die attach pad
6586834, Jun 17 2002 AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED Die-up tape ball grid array package
6635957, Jun 10 1998 UTAC HEADQUARTERS PTE LTD Leadless plastic chip carrier with etch back pad singulation and die attach pad array
6667191, Aug 05 2002 UTAC HEADQUARTERS PTE LTD Chip scale integrated circuit package
6683368, Jun 09 2000 National Semiconductor Corporation Lead frame design for chip scale package
6686667, Apr 24 2002 Scientek Corp. Image sensor semiconductor package with castellation
6703696, Sep 04 2000 Dainippon Printing Co., Ltd. Semiconductor package
6723585, Oct 31 2002 National Semiconductor Corporation Leadless package
6724071, Sep 03 1993 UTAC Hong Kong Limited Molded plastic package with heat sink and enhanced electrical performance
6734044, Jun 10 2002 UTAC HEADQUARTERS PTE LTD Multiple leadframe laminated IC package
6734552, Jul 11 2001 UTAC HEADQUARTERS PTE LTD Enhanced thermal dissipation integrated circuit package
6737755, Jul 19 2002 UTAC HEADQUARTERS PTE LTD Ball grid array package with improved thermal characteristics
6764880, Nov 15 2001 Siliconware Precision Industries Co., Ltd. Semiconductor package and fabricating method thereof
6781242, Dec 02 2002 UTAC HEADQUARTERS PTE LTD Thin ball grid array package
6798046, Jan 22 2002 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Semiconductor package including ring structure connected to leads with vertically downset inner ends
6800948, Jul 19 2002 UTAC HEADQUARTERS PTE LTD Ball grid array package
6812552, Apr 29 2002 UNISEM M BERHAD Partially patterned lead frames and methods of making and using the same in semiconductor packaging
6818472, Jul 19 2002 UTAC HEADQUARTERS PTE LTD Ball grid array package
6818978, Nov 19 2002 UTAC HEADQUARTERS PTE LTD Ball grid array package with shielding
6818980, May 07 2003 UTAC HEADQUARTERS PTE LTD Stacked semiconductor package and method of manufacturing the same
6841859, Sep 03 2002 UTAC HEADQUARTERS PTE LTD Premolded cavity IC package
6876066, Aug 29 2001 U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT Packaged microelectronic devices and methods of forming same
6894376, Jun 09 2003 National Semiconductor Corporation Leadless microelectronic package and a method to maximize the die size in the package
6897428, Jul 01 2003 Matsushita Electric Industrial Co., Ltd. Solid-state imaging device and method for manufacturing the same
6927483, Mar 07 2003 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Semiconductor package exhibiting efficient lead placement
6933176, Jul 19 2002 UTAC HEADQUARTERS PTE LTD Ball grid array package and process for manufacturing same
6933594, Jun 10 1998 UTAC HEADQUARTERS PTE LTD Leadless plastic chip carrier with etch back pad singulation
6940154, Jun 24 2002 UTAC HEADQUARTERS PTE LTD Integrated circuit package and method of manufacturing the integrated circuit package
6946324, Jun 10 1998 UTAC HEADQUARTERS PTE LTD Process for fabricating a leadless plastic chip carrier
6964918, Jun 10 1998 UTAC HEADQUARTERS PTE LTD Electronic components such as thin array plastic packages and process for fabricating same
6967126, Jul 31 2001 STATS CHIPPAC PTE LTE Method for manufacturing plastic ball grid array with integral heatsink
6979594, Jul 19 2002 UTAC HEADQUARTERS PTE LTD Process for manufacturing ball grid array package
6982491, Jan 20 2004 UTAC HEADQUARTERS PTE LTD Sensor semiconductor package and method of manufacturing the same
6984785, Oct 27 2003 UTAC HEADQUARTERS PTE LTD Thermally enhanced cavity-down integrated circuit package
6989294, Jun 10 1998 UTAC HEADQUARTERS PTE LTD Leadless plastic chip carrier with etch back pad singulation
6995460, Jun 10 1998 UTAC HEADQUARTERS PTE LTD Leadless plastic chip carrier with etch back pad singulation
7008825, May 27 2003 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Leadframe strip having enhanced testability
7009286, Jan 15 2004 UTAC HEADQUARTERS PTE LTD Thin leadless plastic chip carrier
7049177, Jan 28 2004 UTAC HEADQUARTERS PTE LTD Leadless plastic chip carrier with standoff contacts and die attach pad
7060535, Oct 29 2003 UTAC HEADQUARTERS PTE LTD Flat no-lead semiconductor die package including stud terminals
7071545, Dec 20 2002 UTAC HEADQUARTERS PTE LTD Shielded integrated circuit package
7091581, Jun 14 2004 UTAC HEADQUARTERS PTE LTD Integrated circuit package and process for fabricating the same
7101210, Nov 26 2004 Hon Hai Precision Ind. Co., Ltd. LGA socket
7102210, Sep 05 2003 LAPIS SEMICONDUCTOR CO , LTD Lead frame, manufacturing method of the same, and semiconductor device using the same
7126218, Aug 07 2001 AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD Embedded heat spreader ball grid array
7205178, Mar 24 2004 TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD Land grid array packaged device and method of forming same
7224048, Aug 05 2002 UTAC HEADQUARTERS PTE LTD Flip chip ball grid array package
7247526, Jun 10 1998 UTAC HEADQUARTERS PTE LTD Process for fabricating an integrated circuit package
7259678, Dec 08 2003 3M Innovative Properties Company Durable radio frequency identification label and methods of manufacturing the same
7274088, Jun 14 2002 Siliconware Precision Industries Co., Ltd. Flip-chip semiconductor package with lead frame as chip carrier and fabrication method thereof
7314820, Dec 02 2004 Siliconware Precision Industries Co., Ltd. Carrier-free semiconductor package and fabrication method thereof
7315077, Nov 13 2003 Semiconductor Components Industries, LLC Molded leadless package having a partially exposed lead frame pad
7315080, Jul 19 2002 UTAC HEADQUARTERS PTE LTD Ball grid array package that includes a collapsible spacer for separating die adapter from a heat spreader
7342305, Oct 27 2003 UTAC HEADQUARTERS PTE LTD Thermally enhanced cavity-down integrated circuit package
7344920, Jul 15 2005 UTAC HEADQUARTERS PTE LTD Integrated circuit package and method for fabricating same
7348663, Jul 15 2005 UTAC HEADQUARTERS PTE LTD Integrated circuit package and method for fabricating same
7358119, Jan 12 2005 UTAC HEADQUARTERS PTE LTD Thin array plastic package without die attach pad and process for fabricating the same
7371610, Jul 19 2002 UTAC HEADQUARTERS PTE LTD Process for fabricating an integrated circuit package with reduced mold warping
7372151, Sep 12 2003 UTAC HEADQUARTERS PTE LTD Ball grid array package and process for manufacturing same
7381588, Dec 20 2002 UTAC HEADQUARTERS PTE LTD Shielded integrated circuit package
7399658, Oct 21 2005 STATS CHIPPAC PTE LTE Pre-molded leadframe and method therefor
7408251, Jul 31 2003 Renesas Electronics Corporation Semiconductor packaging device comprising a semiconductor chip including a MOSFET
7411289, Jun 14 2004 UTAC HEADQUARTERS PTE LTD Integrated circuit package with partially exposed contact pads and process for fabricating the same
7449771, Jun 10 2002 UTAC HEADQUARTERS PTE LTD Multiple leadframe laminated IC package
7482690, Jun 10 1998 UTAC HEADQUARTERS PTE LTD Electronic components such as thin array plastic packages and process for fabricating same
7495319, Mar 04 2004 III Holdings 12, LLC Resin-encapsulated semiconductor device and lead frame, and method for manufacturing the same
7595225, Oct 05 2004 UTAC HEADQUARTERS PTE LTD Leadless plastic chip carrier with contact standoff
7608484, Oct 31 2006 Texas Instruments Incorporated Non-pull back pad package with an additional solder standoff
7709857, Apr 24 2007 SAMSUNG ELECTRONICS CO , LTD Light emitting diode package
7714418, Jul 23 2007 National Semiconductor Corporation Leadframe panel
20010005047,
20010007285,
20020109214,
20030006055,
20030045032,
20030071333,
20030071345,
20030143776,
20030178719,
20030201520,
20030207498,
20030234454,
20040014257,
20040026773,
20040046237,
20040046241,
20040070055,
20040080025,
20040110319,
20050003586,
20050077598,
20050077613,
20050236701,
20050263864,
20060022316,
20060035414,
20060071351,
20060170081,
20060192295,
20060223229,
20060223237,
20060237231,
20060273433,
20070001278,
20070013038,
20070029540,
20070093000,
20070200210,
20070235217,
20080048308,
20080150094,
20090014848,
20090014854,
20090152694,
20090230525,
20090236713,
20100133565,
20100149773,
20100178734,
20100224971,
20110115061,
20110201159,
20130069221,
///
Executed onAssignorAssigneeConveyanceFrameReelDoc
Dec 07 2012SIRINORAKUL, SARAVUTHUTAC Thai LimitedASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0294400017 pdf
Dec 10 2012UTAC Thai Limited(assignment on the face of the patent)
May 08 2015UTAC Thai LimitedUTAC HEADQUARTERS PTE LTD ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0440120619 pdf
Date Maintenance Fee Events
Nov 19 2019M1551: Payment of Maintenance Fee, 4th Year, Large Entity.
Nov 22 2023M1552: Payment of Maintenance Fee, 8th Year, Large Entity.


Date Maintenance Schedule
May 31 20194 years fee payment window open
Dec 01 20196 months grace period start (w surcharge)
May 31 2020patent expiry (for year 4)
May 31 20222 years to revive unintentionally abandoned end. (for year 4)
May 31 20238 years fee payment window open
Dec 01 20236 months grace period start (w surcharge)
May 31 2024patent expiry (for year 8)
May 31 20262 years to revive unintentionally abandoned end. (for year 8)
May 31 202712 years fee payment window open
Dec 01 20276 months grace period start (w surcharge)
May 31 2028patent expiry (for year 12)
May 31 20302 years to revive unintentionally abandoned end. (for year 12)