A method for manufacturing a single-crystal 4H-SiC substrate includes: preparing a flat 4H-SiC bulk single-crystal substrate; and epitaxially growing a first single-crystal 4H-SiC layer having recesses on the 4H-SiC bulk single-crystal substrate, wherein the first single-crystal 4H-SiC layer has a thickness of x (μm), the recesses have a diameter y (μm) no smaller than 0.2*x (μm) and no larger than 2*x (μm), and a depth of z (nm) no smaller than (0.95*x (μm)+0.5 (nm)) and no larger than 10*x (μm).
|
1. A single-crystal 4H-SiC substrate comprising:
a 4H-SiC bulk single-crystal substrate; and
an epitaxial first single-crystal 4H-SiC layer on the 4H-SiC bulk single-crystal substrate and having recesses, wherein
the epitaxial first single-crystal 4H-SiC layer has a thickness x measured in micrometers (μm),
the recesses have a diameter y measured in micrometers, no smaller than 0.2*x, and no larger than 2*x, and
the recesses have a depth z, when measured in micrometers, no smaller than (0.95*x+0.5)*10−3, and no larger than 10*x*10−3.
2. The single-crystal 4H-SiC substrate according to
3. The single-crystal 4H-SiC substrate according to
4. The single-crystal 4H-SiC substrate according to
5. The single-crystal 4H-SiC substrate according to
6. The single-crystal 4H-SiC substrate according to
7. The single-crystal 4H-SiC substrate according to
the diameter y of the recesses is no smaller than 2 μm and no larger than 20 μm, and
the depth z of the recesses is no smaller than 0.01 μm and no larger than 0.1 μM.
8. The single-crystal 4H-SiC substrate according to
9. The single-crystal 4H-SiC substrate according to
10. The single-crystal 4H-SiC substrate according to
11. The single-crystal 4H-SiC substrate according to
12. The single-crystal 4H-SiC substrate according to
|
1. Field of the Invention
The present invention relates to a single-crystal 4H-SiC substrate and method for manufacturing the same having a reduced crystal defect density.
2. Background Art
Recently, much attention has been given to the use of silicon carbide (or SiC) as a material primarily for power control devices, since SiC is superior to silicon in terms of breakdown field strength, saturated drift velocity, and thermal conductivity. Power devices formed of SiC can be configured to have substantially reduced power loss and a reduced size, allowing power saving in power conversion. Therefore, these power devices can be used to enhance the performance of electric vehicles and the functionality of solar cell systems, etc., and hence are a key element in creating a low-carbon society.
The doping density and the thickness of a substrate on which an SiC power device is to be formed are determined substantially by the specifications of the device and therefore are typically required to be controlled more accurately than the doping density and the thickness of a bulk single-crystal substrate. In order to meet this requirement, an active region for the semiconductor device is epitaxially grown on a 4H-SiC bulk single-crystal substrate beforehand by thermal chemical vapor deposition (thermal CVD), etc. It should be noted that the term “active region,” as used herein, refers to a region having an accurately controlled thickness and an accurately controlled doping density in its crystal structure.
4H-SiC bulk single-crystal substrates inherently contain screw dislocations, which propagate in the c-axis direction, edge dislocations, and basal plane dislocations, which propagate perpendicular to the c-axis. These dislocations propagate into the epitaxial film grown on the substrate. Furthermore, new dislocation loops and stacking faults are introduced into the substrate during the epitaxial growth process. These crystal defects may degrade the breakdown voltage characteristics, reliability, and yield of the device formed using the SiC substrate and thereby prevent the practical use of the device.
It should be noted that methods of manufacturing a single-crystal 3C-SiC substrate have been proposed in which a single-crystal 3C-SiC layer is formed to have a flat surface interspersed with surface pits, which serves to reduce crystal defects (see, e.g., Japanese Laid-Open Patent Publication No. 2011-225421).
Since 3C-SiC is a cubic crystal and 4H-SiC is a hexagonal crystal, they have different crystal structures, i.e., different atomic arrangements, and hence have substantially different optimum growth conditions. For example, whereas 3C-SiC has an optimum growth temperature range of 1000-1100° C., 4H-SiC has a very high optimum growth temperature range of 1600-1800° C. As a result, the currently available methods for reducing crystal defects in a single-crystal 3C-SiC substrate cannot be applied to single-crystal 4H-SiC substrates. Heretofore there has been no known method for reducing crystal defects in a single-crystal 4H-SiC substrate.
In view of the above-described problems, an object of the present invention is to provide a single-crystal 4H-SiC substrate and method for manufacturing the same having a reduced crystal defect density.
According to the present invention, a method for manufacturing a single-crystal 4H-SiC substrate includes: preparing a 4H-SiC bulk single-crystal substrate having flatness; and forming a first single-crystal 4H-SiC layer having recesses on the 4H-SiC bulk single-crystal substrate, using an epitaxial method, wherein thickness of the first single-crystal 4H-SiC layer is X measured in micrometers (μm), the recesses have a diameter Y, measured in micrometers, no smaller than 0.2*X and no larger than 2*X, and the recesses have a depth Z, if measured in micrometers (μm), no smaller than (0.95*X+0.5) 10−3 and no larger than 10*X*10−3.
The present invention makes it possible to reduce a crystal defect density of a single-crystal 4H-SiC substrate.
Other and further objects, features and advantages of the invention will appear more fully from the following description.
A single-crystal 4H-SiC substrate and method for manufacturing the same according to the embodiments of the present invention will be described with reference to the drawings. The same components will be denoted by the same symbols, and the repeated description thereof may be omitted.
A method of manufacturing a single-crystal 4H-SiC substrate in accordance with a first embodiment of the present invention will be described.
The method begins by preparing a 4H-SiC bulk single-crystal substrate 1 misoriented by 4 degrees from the (0001) plane (or C-plane) toward a <11-20> direction, as shown in
Specifically, the 4H-SiC bulk single-crystal substrate 1 is planarized by mechanical polishing and chemical mechanical polishing using an acidic or alkaline solution. Further, the substrate 1 is ultrasonically cleaned using acetone to remove organic matter. The 4H-SiC bulk single-crystal substrate 1 is then subjected to the so-called RCA cleaning. Specifically, the 4H-SiC bulk single-crystal substrate 1 is immersed in a mixture (1:9) of aqueous ammonia and hydrogen peroxide solution for 10 minutes after the mixture has been heated to 75° C. (±5° C.). The substrate 1 is then immersed in a mixture (1:9) of hydrochloric acid and hydrogen peroxide solution after the mixture has been heated to 75° C. (±5° C.). Further, the 4H-SiC bulk single-crystal substrate 1 is immersed in an aqueous solution containing approximately 5 volume percent of hydrofluoric acid, and then is subjected to substitution treatment using purified water, thus cleaning the surface of the 4H-SiC bulk single-crystal substrate 1.
Next, the 4H-SiC bulk single-crystal substrate 1 is introduced into a CVD apparatus, which is then evacuated to approximately 1×10−7 kPa. The substrate 1 is then heated to approximately 1400-1700° C. and annealed in a reducing gas atmosphere. Then, as shown in
The present inventor has found that minute recesses 2 are formed in the growth surface of the single-crystal 4H-SiC layer 3 if the temperature and the pressure in the growth furnace are appropriately set during the growth of the layer 3.
In the case of the single-crystal 4H-SiC substrate of the present embodiment, on the other hand, the defect density is considerably low (namely, 2/cm2), as compared with prior art substrates of the same type, since the density of the recesses 2 formed in the surface of the single-crystal 4H-SiC layer 3 is 10/cm2 or more. When the density of the recesses 2 was 1500/cm2, the defect density was found to be extremely low (namely, 1/cm2).
As described above, in the present embodiment, the single-crystal 4H-SiC layer 3 is grown to have recesses having a diameter Y (μm) of no less than 0.2*X (μm) and no more than 2*X (μm), and a depth Z (nm) of no less than (0.95*X (μm)+0.5 (nm)) and no more than 10*X (μm), where X is the thickness of the single-crystal 4H-SiC layer 3 in μm. This results in a reduced crystal defect density of the single-crystal 4H-SiC substrate. Further, the use of this high quality single-crystal 4H-SiC substrate makes it possible to improve the breakdown voltage characteristics, reliability, and yield of the device formed thereon.
It should be noted that an organic metal material containing Al, B, or Be and serving as a P-type dopant may be supplied as necessary during the formation of the single-crystal 4H-SiC layer 3. Further, a chlorine-containing gas may be additionally supplied to increase the growth rate of the layer. It has been found that the growth rate of the single-crystal 4H-SiC layer 3 can be varied by varying the flow rate of material gas and that the above advantages of the present embodiment can be achieved regardless of whether the growth rate is 1 μm/h or 10 μm/h.
It has also been found that the density of the recesses 2 can be adjusted by appropriately setting the temperature and the pressure in the growth furnace. It should be noted, however, that such setting or conditions may be greatly dependent on the structure and internal configuration of the furnace of the CVD apparatus; that is, the appropriate conditions vary with the CVD apparatus used.
A method of manufacturing a single-crystal 4H-SiC substrate in accordance with a second embodiment of the present invention will be described.
First, as in the first embodiment, a single-crystal 4H-SiC layer 3 having a thickness of 300 nm is epitaxially grown so that that its growth surface has recesses 2. It should be noted that the thickness of the single-crystal 4H-SiC layer 3 need not necessarily be 300 nm, but may be in the range of from 50 nm to 10 μm. Then, as shown in
Specifically, the single-crystal 4H-SiC layer 4 is formed by supplying SiH4 gas at a flow rate of 900 sccm and C3H8 gas at a flow rate of 360 sccm and further supplying nitrogen gas serving as an N-type dopant so that the layer 4 has a carrier concentration 8×1015/cm3. The supply of material gas is then stopped and the temperature of the substrate is decreased to room temperature. Except for this feature, the single-crystal 4H-SiC substrate of the second embodiment is similar in configuration and manufacture to the single-crystal 4H-SiC substrate of the first embodiment.
It should be noted that the recesses 2 of the single-crystal 4H-SiC layer 3 can be buried under the single-crystal 4H-SiC layer 4 by appropriately setting the growth temperature and other growth conditions so as to grow the single-crystal 4H-SiC layer 4 primarily in a step flow growth mode.
The density of the recesses in the surface of the single-crystal 4H-SiC substrate of the present embodiment was found, using an optical microscope, to be very low (namely, approximately 1/cm2). Further, a 10 μm by 10 μm square area of the surface was observed under an atomic force microscope and found to have an average roughness (Ra) of 0.3 nm or less without anomalous growth called step bunching, indicating that the surface was in very good conditions. Further, the defect density of the single-crystal 4H-SiC substrate was found, using PL-TOPO, to be very low (namely, 2/cm2). The low defect density of the completed single-crystal 4H-SiC substrate resulted from the formation of the single-crystal 4H-SiC layer 3 on the 4H-SiC bulk single-crystal substrate 1, which served to reduce the defect density.
In the present embodiment, the single-crystal 4H-SiC layer 4 is formed to bury the recesses 2 of the single-crystal 4H-SiC layer 3. This reduces crystal defects and improves the flatness of the surface of the single-crystal 4H-SiC substrate.
Thus, the single-crystal 4H-SiC substrate of the second embodiment has two single-crystal 4H-SiC layers, one on top of the other, and the lower single-crystal 4H-SiC layer has recesses in its surface. In such single-crystal 4H-SiC substrates, too, the density of the recesses and the defect density are related to each other in the manner shown in
Obviously many modifications and variations of the present invention are possible in the light of the above teachings. It is therefore to be understood that within the scope of the appended claims the invention may be practiced otherwise than as specifically described.
The entire disclosure of Japanese Patent Application No. 2013-064365, filed on Mar. 26, 2013 including specification, claims, drawings and summary, on which the Convention priority of the present application is based, is incorporated herein by reference in its entirety.
Tanaka, Takanori, Kawazu, Zempei, Tomita, Nobuyuki, Ohno, Akihito, Hamano, Kenichi, Mitani, Yoichiro
Patent | Priority | Assignee | Title |
11049747, | Aug 28 2019 | ADMAP INC | SiC freestanding film structure |
Patent | Priority | Assignee | Title |
6734461, | Sep 07 1999 | SUMITOMO ELECTRIC INDUSTRIES, LTD | SiC wafer, SiC semiconductor device, and production method of SiC wafer |
20110221039, | |||
20120142173, | |||
20120280254, | |||
20130040103, | |||
20140339571, | |||
JP2007299877, | |||
JP2011225421, | |||
JP201149496, | |||
JP952796, | |||
KR1020120137411, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 08 2013 | OHNO, AKIHITO | Mitsubishi Electric Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031918 | /0080 | |
Oct 08 2013 | KAWAZU, ZEMPEI | Mitsubishi Electric Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031918 | /0080 | |
Oct 09 2013 | TOMITA, NOBUYUKI | Mitsubishi Electric Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031918 | /0080 | |
Oct 10 2013 | TANAKA, TAKANORI | Mitsubishi Electric Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031918 | /0080 | |
Oct 10 2013 | MITANI, YOICHIRO | Mitsubishi Electric Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031918 | /0080 | |
Oct 15 2013 | HAMANO, KENICHI | Mitsubishi Electric Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 031918 | /0080 | |
Jan 08 2014 | Mitsubishi Electric Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Feb 06 2020 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Feb 07 2024 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Aug 23 2019 | 4 years fee payment window open |
Feb 23 2020 | 6 months grace period start (w surcharge) |
Aug 23 2020 | patent expiry (for year 4) |
Aug 23 2022 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 23 2023 | 8 years fee payment window open |
Feb 23 2024 | 6 months grace period start (w surcharge) |
Aug 23 2024 | patent expiry (for year 8) |
Aug 23 2026 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 23 2027 | 12 years fee payment window open |
Feb 23 2028 | 6 months grace period start (w surcharge) |
Aug 23 2028 | patent expiry (for year 12) |
Aug 23 2030 | 2 years to revive unintentionally abandoned end. (for year 12) |