A method of manufacturing a light-emitting diode comprises the steps of providing a substrate comprising an upper surface and a bottom surface opposite to the upper surface; providing a semiconductor stack layer on the upper surface, wherein the semiconductor stack layer comprises a first type semiconductor layer having a first surface, a light-emitting layer on the first type semiconductor layer for emitting light, and a second type semiconductor layer on the light-emitting layer; treating the first surface to form a second surface, wherein the second surface is flatter than the first surface; and providing a laser beam through the second surface to cut the substrate.
|
1. A method of manufacturing a light-emitting diode, comprising the steps of:
providing a substrate comprising an upper surface and a bottom surface opposite to the upper surface;
providing a semiconductor stack on the upper surface, wherein the semiconductor stack comprises a first type semiconductor layer having a first portion and a second portion, a light-emitting layer on the first portion of the first type semiconductor layer for emitting light, and a second type semiconductor layer on the light-emitting layer, wherein the second portion comprises a first surface;
treating the second portion to form a second surface, wherein the second surface is flatter than the first surface; and
providing a laser beam through the second surface to cut the substrate.
2. A method of manufacturing a light-emitting diode according to
3. A method of manufacturing a light-emitting diode according to
4. A method of manufacturing a light-emitting diode according to
5. A method of manufacturing a light-emitting diode according to
6. A method of manufacturing a light-emitting diode according to
7. A method of manufacturing a light-emitting diode according to
8. A method of manufacturing a light-emitting diode according to
9. A method of manufacturing a light-emitting diode according to
10. A light-emitting diode according to
11. A method of manufacturing a light-emitting diode according to
12. A method of manufacturing a light-emitting diode according to
13. A method of manufacturing a light-emitting diode according to
14. A method of manufacturing a light-emitting diode according to
15. A method of manufacturing a light-emitting diode according to
16. A method of manufacturing a light-emitting diode according to
17. A method of manufacturing a light-emitting diode according to
18. A method of manufacturing a light-emitting diode according to
19. A method of manufacturing a light-emitting diode according to
|
This application is a divisional application of U.S. patent application Ser. No. 13/858,504, filed Mar. 24, 2013, now pending, the entirety of which is hereby incorporated by reference.
The present application relates to a method of dicing a wafer to improve the production of light-emitting diodes and decreasing the cost thereof.
As the light emitting efficiency of the light-emitting diode (LED) is increased in recent years, the application of the light-emitting diode has expanded from decoration lighting to the general lighting. The light-emitting diode also has gradually replaced the traditional fluorescent lamp to be the light source of the next generation.
The final step of producing the light-emitting diodes is dicing the wafer. In the step of dicing, firstly the wafer is cut by laser, and then the wafer is cleaved into a plurality of light-emitting diodes. Traditionally, the laser ablates or melts the wafer from the wafer's surface to the wafer's interior. The wafer has semiconductor stacking layers on the surface. Thus, when the wafer is ablated or melted by the laser, the light-absorbing substance which is able to absorb the light is generated.
The above light-emitting diode can further comprise a sub-mount to form a light-emitting device, wherein the light-emitting device comprises electric circuitries disposed on the sub-mount, at least a solder on the sub-mount to fix the light-emitting diode on the sub-mount, and an electrical connection structure to electrically connect an electrical pad of the light-emitting diode (LED) and the electric circuitries of the sub-mount. The sub-mount can be a lead frame or a mounting substrate for electrical circuit design and heat dissipation improvement.
A method of manufacturing a light-emitting diode comprises the steps of providing a substrate comprising an upper surface and a bottom surface opposite to the upper surface; providing a semiconductor stack layer on the upper surface, wherein the semiconductor stack layer comprises a first type semiconductor layer having a first surface, a light-emitting layer on the first type semiconductor layer for emitting light, and a second type semiconductor layer on the light-emitting layer; treating the first surface to form a second surface, wherein the second surface is flatter than the first surface; and providing a laser beam through the second surface to cut the substrate.
Exemplary embodiments of the present application will be described in detail with reference to the accompanying drawings hereafter. The following embodiments are given by way of illustration to help those skilled in the art fully understand the spirit of the present application. Hence, it should be noted that the present application is not limited to the embodiments herein and can be realized by various forms. Further, the drawings are not precise scale and components may be exaggerated in view of width, height, length, etc. Herein, the similar or identical reference numerals will denote the similar or identical components throughout the drawings.
The material of the transparent substrate 10 comprises the transparent material, such as sapphire (Al2O3), GaN, SiC, AlN, ZnO or MgO, SiO2, B2O3 or BaO, so the transparent substrate 10 can be penetrated by a laser beam which is able to focus on the interior thereof. The damage region 1031 is formed on the side surface 103 during the laser penetration and is distant from the upper surface 101 and the bottom surface 102. The wavelength region of the laser beam comprises 350-500, 350-800, 350-1200, 500-1000, 700-1200 or 350-1500 nm. The first type semiconductor layer 20 comprises a first portion 201 and a second portion 202, the light-emitting layer 30 is on the first portion 201, and the second type semiconductor layer 40 is on the light-emitting layer 30. When the first type semiconductor layer 20 is p-type semiconductor material, the second type semiconductor layer 40 can be n-second type semiconductor. Conversely, when the first type semiconductor layer 20 is n-type semiconductor material, the second type semiconductor layer 40 can be p-type semiconductor material. The light-emitting layer 30 can be intrinsic semiconductor material, p-type semiconductor material or n-type semiconductor material. When an electrical current flows through the first type semiconductor layer 20, the light-emitting layer 30, and the second type semiconductor layer 40, the light-emitting layer 30 can emit a light. When the light-emitting layer 30 is AlaGabIn1-a-bP, the light-emitting layer 30 can emit a red, orange, or yellow light. When the light-emitting layer 30 is AlcGadIn1-c-dN, the light-emitting layer 30 can emit a blue or green light.
The second portion 202 of the first type semiconductor layer 20 comprises a first surface 21, a second surface 222 and a third surface 221. The second type semiconductor layer 40 comprises a fifth surface 41 and a fourth surface 42. The average roughness (Ra) of the first surface 21 and that of the fifth surface 41 are larger than 100 nm. The average roughness (Ra) of each of the second surface 222, third surface 221 and the fourth surface 42 is in a range of 10 nm to 100 nm, and preferably is smaller than 50 nm. The second surface 222 and the third surface 221 are flatter than the first surface 21, and the fourth surface 42 is flatter than the fifth surface 41. The average roughness (Ra) of the first surface 21 and that of the fifth surface 41 larger than 100 nm can reduce the total internal reflection of the light emitted from the light-emitting layer 30 to increase the light extraction efficiency. The second surface 222, the third surface 221 and the fourth surface 42 are formed by regionally treating the first surface 21 and the fifth surface 41 at the same time with the same process, such as wet etching or dry etching, so the difference of the average roughness (Ra) between the fourth surface 42, or the third surface 221, and the second surface 222 is smaller than 50 nm. Thus, the depth of the second surface 222 or the third surface 221 related to the first surface 21 is the same as that of the fourth surface 42 related to the fifth surface 41. The depth of the second surface 222 or the third surface 221 related to the first surface 21 is in a range of 2000 Å and 10000 Å, and preferably in a range of 4000 Å and 7000 Å. The depth of the fourth surface 42 related to the fifth surface 41 is in a range of 2000 Å and 10000 Å, and preferably in a range of 4000 Å and 7000 Å.
The first electrical pad 23 is formed on the third surface 221 and ohmically contacts the first type semiconductor layer 20. The second electrical pad 43 is formed on the fourth surface 42 and ohmically contacts the second type semiconductor layer 40. The first electrical pad 23 and the second electrical pad 43 are operable for conducting an electrical current from outside to flow through the first type semiconductor layer 20, the light-emitting layer 30, and the second type semiconductor layer 40. The material of the first electrical pad 23 and the second electrical pad 43 comprises the metal material, such as Cu, Al, In, Sn, Au, Pt, Zn, Ag, Ti, Ni, Pb, Pd, Ge, Cr, Cd, Co, Mn, Sb, Bi, Ga, Tl, Po, Ir, Re, Rh, Os, W, Li, Na, K, Be, Mg, Ca, Sr, Ba, Zr, Mo or La, or metal alloy, such as Ag—Ti, Cu—Sn, Cu—Zn, Cu—Cd, Sn—Pb—Sb, Sn—Pb—Zn, Ni—Sn, Ni—Co, Au alloy, or Ge—Au—Ni.
The second surface 222 surrounds the first portion 201 and is therefore located at the edge of the light-emitting diode. The width of the second surface 222 is in a range of 5 μm and 15 μm, and preferably is 10 μm. Because the average roughness (Ra) of the second surface 222 is in a range of 10 nm to 100 nm, and preferably is smaller than 50 nm, the laser beam can penetrate the second surface 222 to focus in the interior of the transparent substrate 10.
The reflective layer 50 on the bottom surface 102 can reflect the light emitted from the light-emitting layer 30 to increase the light extraction efficiency. The reflective layer 50 comprises a metal layer, DBR, or the combination thereof. The reflectivity of the reflective layer 50 is larger than 70% for the laser beam, of which the wavelength region is in a range of 350 nm and 500 nm, 350 nm and 800 nm, 350 nm and 1200 nm, 500 nm and 1000 nm, 700 nm and 1200 nm, or 350 nm and 1500 nm.
A first type semiconductor layer 20 is formed on the upper surface 101, which has a plurality of first portions 201 and a plurality of second portions 202. On each of the plurality of first portions 201, a light-emitting layer 30 is formed thereon, and a second type semiconductor layer 40 is formed on the light-emitting layer 30. When the first type semiconductor layer 20 is p-type semiconductor material, the second type semiconductor layer 40 can be n-second type semiconductor. Conversely, when the first type semiconductor layer 20 is n-type semiconductor material, the second type semiconductor layer 40 can be p-type semiconductor material. The light-emitting layer 30 can be intrinsic semiconductor material, p-type semiconductor material or n-type semiconductor material. When an electrical current flows through the first type semiconductor layer 20, the light-emitting layer 30 and the second type semiconductor layer 40, the light-emitting layer 30 can emit a light. When the light-emitting layer 30 is AlaGabIn1-a-bP, the light-emitting layer 30 can emit a red, orange or yellow light. When the light-emitting layer 30 is AlcGadIn1-c-dN, the light-emitting layer 30 can emit a blue or green light.
Each of the plurality of second portions 202 of the first type semiconductor layer 20 comprises a first surface 21, a second surface 222 and a third surface 221. The second type semiconductor layer 40 comprises a fifth surface 41 and a fourth surface 42. The average roughness (Ra) of the first surface 21 and the fifth surface 41 is larger than 100 nm. The average roughness (Ra) of each of the second surface 222, the third surface 221 and that of the fourth surface 42 is in a range of 10 nm to 100 nm, and preferably is smaller than 50 nm. The second surface 222 and the third surface 221 are flatter than the first surface 21, and the fourth surface 42 is flatter than the fifth surface 41. The average roughness (Ra) of the first surface 21 and that of the fifth surface 41 which are larger than 100 nm can reduce the total internal reflection of the light emitted from the light-emitting layer 30 to increase the light extraction efficiency. The second surface 222, the third surface 221 and the fourth surface 42 are formed by regionally treating the first surface 21 and the fifth surface 41 at the same time with the same process, such as wet etching or dry etching, so the difference of the average roughness (Ra) between the fourth surface 42, or the third surface 221, and the second surface 222 is smaller than 50 nm. Thus, the depth of the second surface 222 or the third surface 221 related to the first surface 21 is the same as that of the fourth surface 42 related to the fifth surface 41. The depth of the second surface 222 or the third surface 221 related to the first surface 21 is in a range of 2000 Å and 10000 Å, and preferably in a range of 4000 Å and 7000 Å. And, the depth of the fourth surface 42 related to the fifth surface 41 is also in a range of 2000 Å and 10000 Å, and preferably in a range of 4000 Å and 7000 Å.
The first electrical pad 23 is formed on the third surface 221 and ohmically contacts the first type semiconductor layer 20. The second electrical pad 43 is formed on the fourth surface 42 and ohmically contacts the second type semiconductor layer 40. The first electrical pad 23 and the second electrical pad 43 are operable for conducting an electrical current from outside to flow through the first type semiconductor layer 20, the light-emitting layer 30, and the second type semiconductor layer 40. The material of the first electrical pad 23 and the second electrical pad 43 comprises the metal material, such as Cu, Al, In, Sn, Au, Pt, Zn, Ag, Ti, Ni, Pb, Pd, Ge, Cr, Cd, Co, Mn, Sb, Bi, Ga, Tl, Po, Ir, Re, Rh, Os, W, Li, Na, K, Be, Mg, Ca, Sr, Ba, Zr, Mo or La, or metal alloy, such as Ag—Ti, Cu—Sn, Cu—Zn, Cu—Cd, Sn—Pb—Sb, Sn—Pb—Zn, Ni—Sn, Ni—Co, Au alloy, or Ge—Au—Ni. Because the average roughness (Ra) of the second surface 222 is in a range of 10 nm to 100 nm, and preferably is smaller than 50 nm, the laser beam can penetrate the second surface 222 to focus in the interior of the transparent substrate 10 under the upper surface 101. For the first surface 21, because the average roughness (Ra) thereof is larger than 100 nm, the laser beam is scattered by the first surface 21 and fails to focus in the interior of the transparent substrate 10 under the upper surface 101. Therefore, a laser beam can penetrate the second surface 222 and focus in the interior of the transparent substrate 10 to form the plurality of damage regions 1031.
A reflective layer 50 is formed on the bottom surface 102 of the transparent substrate 10. The reflective layer 50 can reflect the light emitted from the light-emitting layer 30 to increase the light extraction efficiency. The reflective layer 50 comprises a metal layer, DBR, or the combination thereof. The reflectivity of the reflective layer 50 is larger than 70% for a laser beam, of which the wavelength region is in a range of 350 nm and 500 nm, 350 nm and 800 nm, 350 nm and 1200 nm, 500 nm and 1000 nm, 700 nm and 1200 nm or 350 nm and 1500 nm.
Referring to
The foregoing description of preferred and other embodiments in the present disclosure is not intended to limit or restrict the scope or applicability of the inventive concepts conceived by the Applicant. In exchange for disclosing the inventive concepts contained herein, the Applicant desires all patent rights afforded by the appended claims. Therefore, it is intended that the appended claims include all modifications and alterations to the full extent that they come within the scope of the following claims or the equivalents thereof.
Chen, Pei-Chia, Chen, Chih-Hao, Chi, Liang-Sheng
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5814839, | Feb 16 1995 | Sharp Kabushiki Kaisha | Semiconductor light-emitting device having a current adjusting layer and a uneven shape light emitting region, and method for producing same |
7504667, | Jun 06 2005 | Sumitomo Chemical Company, Limited | Light emitting diode having surface containing flat portion and plurality of bores |
7541206, | Feb 24 2006 | SAMSUNG ELECTRONICS CO , LTD | Nitride-based semiconductor light-emitting device and method of manufacturing the same |
7713769, | Dec 21 2007 | TEKCORE CO., LTD. | Method for fabricating light emitting diode structure having irregular serrations |
8679874, | Aug 23 2007 | EPISTAR CORPORATION | Light-emitting device having a roughened surface with different topographies |
20080179611, | |||
20090085055, | |||
20110095327, | |||
20150207032, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 20 2015 | EPISTAR CORPORATION | (assignment on the face of the patent) | / | |||
Jun 16 2015 | CHEN, PEI-CHIA | EPISTAR CORPORATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 035959 | /0967 | |
Jun 17 2015 | CHI, LIANG-SHENG | EPISTAR CORPORATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 035959 | /0967 | |
Jun 17 2015 | CHEN, CHIH-HAO | EPISTAR CORPORATION | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 035959 | /0967 |
Date | Maintenance Fee Events |
Aug 13 2020 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Aug 14 2024 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Feb 28 2020 | 4 years fee payment window open |
Aug 28 2020 | 6 months grace period start (w surcharge) |
Feb 28 2021 | patent expiry (for year 4) |
Feb 28 2023 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 28 2024 | 8 years fee payment window open |
Aug 28 2024 | 6 months grace period start (w surcharge) |
Feb 28 2025 | patent expiry (for year 8) |
Feb 28 2027 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 28 2028 | 12 years fee payment window open |
Aug 28 2028 | 6 months grace period start (w surcharge) |
Feb 28 2029 | patent expiry (for year 12) |
Feb 28 2031 | 2 years to revive unintentionally abandoned end. (for year 12) |