An image sensor such as a complementary metal-oxide-semiconductor (CMOS) image sensor and a method of manufacturing the same are provided. The CMOS image sensor includes: a semiconductor substrate including a first surface and a third surface formed by removing a part of the semiconductor substrate from a second surface opposite to the first surface; a plurality of active regions which are formed between the first surface and the third surface and each of which includes a photoelectric conversion element generating charges in response to light input through the third surface; and an isolation region vertically formed from either of the first and third surfaces to isolate the active regions from one another. When the CMOS image sensor is viewed from the above of the third surface, each of the active regions may have round corners and concave sides.
|
8. An image sensor structure comprising:
a substrate comprising a top surface and a bottom surface which is a light incident surface;
a plurality of active regions vertically formed from the top surface to the bottom surface, and comprising a photoelectric conversion element generating charges in response to light input through the bottom surface; and
an isolation region vertically formed from one of the top surface and the bottom surface to the other to isolate the active regions from one another,
wherein, when viewed from the above of the bottom surface, each of the active regions has round corners and concave sides, and, between the active regions, the isolation region is formed,
wherein the active regions comprise a first active region and a second active region, and
wherein, when viewed from the above of either of the top surface and the bottom surface, a distance between a top side of the first active region and a top side of the second active region, facing each other, is greater than a distance between a corner of the first active region and a corner of the second active region facing each other.
1. A complementary metal-oxide-semiconductor (CMOS) image sensor comprising:
a semiconductor substrate comprising a first surface and a third surface formed by removing a part of the semiconductor substrate from a second surface opposite to the first surface;
a plurality of active regions which are formed between the first surface and the third surface and each of which comprises a photoelectric conversion element generating charges in response to light input through the third surface; and
an isolation region vertically formed from either of the first and third surfaces to isolate the active regions from one another,
wherein, when viewed from the above of the third surface, each of the active regions has round corners and concave sides,
wherein the active regions comprise a first active region and a second active region, and
wherein, when viewed from the above of the third surface, a distance between a top side of the first active region and a top side of the second active region, facing each other, is greater than a distance between a corner of the first active region and a corner of the second active region facing each other.
2. The CMOS image sensor of
3. The CMOS image sensor of
4. The CMOS image sensor of
5. The CMOS image sensor of
6. The CMOS image sensor of
wherein the light incidence layer comprises:
a micro lens on which light is incident; and
a color filter configured to selectively transmit the light incident on the micro lens, and
wherein the selectively transmitted light is input to the photoelectric conversion element in each of the active regions through the third surface.
9. The image sensor structure of
10. The image sensor structure of
11. The image sensor structure of
12. A complementary metal-oxide-semiconductor (CMOS) image sensor comprising:
a pixel array comprising a plurality of pixels configured to generate pixel signals in response to light incident on the CMOS image sensor; and
a signal processing circuit configured to output image data based on the pixel signals,
wherein each of the pixels comprises the image sensor structure of
13. The CMOS image sensor of
14. The CMOS image sensor of
15. The CMOS image sensor
16. The CMOS image sensor of
17. The CMOS image sensor of
wherein the light incidence layer comprises:
a micro lens on which the light is incident; and
a color filter configured to selectively transmit the light incident on the micro lens, and
wherein the selectively transmitted light is input to the photoelectric conversion element in each of the active regions through the bottom surface.
|
This application claims priority from Korean Patent Application No. 10-2014-0133147 filed on Oct. 2, 2014, the disclosure of which is hereby incorporated by reference in its entirety.
Apparatuses and methods consistent with exemplary embodiments of the inventive concept relate to a pixel for an image sensor such as a complementary metal-oxide-semiconductor (CMOS) image sensor and an image sensor including the same.
CMOS image sensors are solid-state sensing devices using CMOS. CMOS image sensors have lower manufacturing costs and a smaller size than charge coupled device (CCD) image sensors having a high-voltage analog circuit. Thus, CMOS image sensors have an advantage of low power consumption. In addition, the performance of CMOS image sensors has been improved as compared to an early development stage, and therefore, CMOS image sensors are usually used for various electronic appliances including portable devices such as smart phones and digital cameras.
A pixel array included in a CMOS image sensor includes a photoelectric conversion element in each pixel. The photoelectric conversion element generates an electrical signal varying with the quantity of incident light. The CMOS image sensor processes electrical signals to synthesize an image. With the recent requirement of high-resolution images, pixels included in the CMOS image sensor are required to be much smaller.
With the requirement of miniaturization, the size of pixels for image sensors gets smaller. With the decrease of the size of pixels, the area of an isolation film (e.g., a deep trench isolation (DTI)) formed between pixels has become an issue. The DTI is a dead zone that does not receive light. The quantity of light received by each pixel in a pixel array with DTI is less than that in a pixel array without DTI.
Exemplary embodiments of the inventive concept provide an image pixel for increasing performance by reducing the area of a dead zone that does not receive light in an image sensor and an image sensor including the pixel.
According to an exemplary embodiment, there is provided a complementary metal-oxide-semiconductor (CMOS) image sensor which may include: a semiconductor substrate including a first surface and a third surface formed by removing a part of the semiconductor substrate from a second surface opposite to the first surface; a plurality of active regions which are formed between the first surface and the third surface and each of which includes a photoelectric conversion element generating charges in response to light input through the third surface; and an isolation region vertically formed from either of the first and third surfaces to isolate the active regions from one another. When viewed from the above of the third surface, each of the active regions may have round corners and concave sides.
When viewed from the above of the third surface, the active regions may include a first active region and a second active region.
A gap between a side of the first active region and a side of the second active region, facing each other, may be greater than a gap between a corner of the first active region and a corner of the second active region facing each other. Thus, a width of the isolation region between a center of a side of the first active region and a center of a side of the second active region, facing each other, may be greater than a width of the isolation region between a corner of the first active region and a corner of the second active region facing each other.
The isolation region may be a trench-type formed all along a vertical length of the semiconductor substrate from the first surface to the third surface.
According to an exemplary embodiment, there is provided an image sensor structure which may include: a substrate including a top surface and a bottom surface which is a light incident surface; a plurality of active regions vertically formed from the top surface to the bottom surface, and including photoelectric conversion element generating charges in response to light input through the third surface; and an isolation region vertically formed from one of the top surface and the bottom surface to the other to isolate the active regions from one another. Here, when viewed from the above of the bottom surface, each of the active regions may have round corners and concave sides, and, between the active regions, the isolation region is formed.
The active regions may include a first active region and a second active region, and, when viewed from the above of either of the top surface and the bottom surface, a gap between a side of the first active region and a side of the second active region, facing each other, may be greater than a gap between a corner of the first active region and a corner of the second active region facing each other. Here, the gap may be disposed at an area on which a border between two color filters is to be disposed to constitute an image sensor.
When viewed from the above of either of the top surface and the bottom surface, a width of the isolation region between a center of a side of the first active region and a center of a side of the second active region, facing each other, may be greater than a width of the isolation region between a corner of the first active region and a corner of the second active region facing each other. Here, a width of the isolation region between the two centers viewed from the above of the top surface may be greater than a width of the isolation region between the two centers viewed from the above of the bottom surface.
According to an exemplary embodiment, there is provided a CMOS image sensor which may include: a pixel array including a plurality of pixels which generate pixel signals in response to light incident on the CMOS image sensor; and a signal processing circuit configured to output image data based on the pixel signals. Here, each of the pixels may include the above-described image sensor structure.
The above and other features and advantages of the inventive concept will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings, in which:
The exemplary embodiments of the inventive concept now will be described more fully hereinafter with reference to the accompanying drawings. This inventive concept may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the inventive concept to those skilled in the art. In the drawings, the size and relative sizes of layers and regions may be exaggerated for clarity. Like numbers refer to like elements throughout.
It will be understood that when an element is referred to as being “connected” or “coupled” to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In contrast, when an element is referred to as being “directly connected” or “directly coupled” to another element, there are no intervening elements present. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items and may be abbreviated as “/”. It will also be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present.
It will be understood that, although the terms first, second, etc. may be used herein to describe various elements, these elements should not be limited by these terms. These terms are only used to distinguish one element from another. For example, a first signal could be termed a second signal, and, similarly, a second signal could be termed a first signal without departing from the teachings of the disclosure.
The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” or “includes” and/or “including” when used in this specification, specify the presence of stated features, regions, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, regions, integers, steps, operations, elements, components, and/or groups thereof.
Unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the relevant art and/or the present application, and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
Although it is described that a second stage is performed after a first stage and a third stage is performed after the second stage, the order of first through third stages may be changed and at least two of the three stages may be performed at the same time. Although it is described that a second layer (or a first element) is formed on or above a first layer (or a second element), one or more layers (or elements) may be formed (or embodied) between the first and second layers.
Referring to
Referring to
The silicon substrate 100 may be etched vertically from the first surface SUF1 toward the second surface SUF2 according to the pattern 20 to form the isolation film region 30. A bottom region 31 of the isolation film region 30 may be formed to become narrow toward a bottom end 33, as shown in
Although the isolation film regions 30 are provided to form a front DTI vertically extending from the first surface SUF1 of the silicon substrate 100 in the current exemplary embodiment, but the inventive concept is not restricted to the current embodiment. According to another exemplary embodiments, the isolation film region 30 may be provided to form a back DTI vertically extending from the second surface SUF2 or a third surface SUF3 of the silicon substrate 100 toward the first surface SUF1.
Referring to
In detail, a first material may be applied to a side wall of the isolation film region 30 and then the isolation film region 30 may be filled with a second material. Isolation films DTI1, DTI2, and DTI3 formed by filling the isolation film region 30 with the at least one type of material 40 may prevent electric crosstalk which leads to a decrease of a signal-to-noise ratio due to carrier exchange between adjacent active regions 120.
In addition, a side wall of the isolation films DTI1, DTI2, and DTI3 may be doped with a material having a high reflectance, so that an optical crosstalk decreasing a signal-to-noise ratio because light incident on a pixel, i.e., an active region, penetrates into an adjacent pixel (not shown) is prevented. The side wall of the isolation films DTI1, DTI2, and DTI3 may be formed of a polysilicon film doped with boron having a high reflectance, but the inventive concept is not restricted to the current exemplary embodiment.
A process of filling the isolation film region 30 with the at least one type of material 40 may vary by product or manufacturer. The isolation film region 30 may be filled with the at least one type of material 40 using chemical vapor deposition (CVD). The CVD is a process of exposing an object to precursor gas and applying external energy to yield a thin film through reaction such as chemical bonding, decomposition of the precursor gas, or the like. For instance, low power CVD (LPCVD) may be used to fill the isolation film region 30 with the at least one type of material 40.
Referring to
Referring to
The wiring layer 160 may include a gate (not shown) of a transistor of a pixel and multi-layer conductive lines (not shown). The conductive lines may transfer signals between transistors or the pixel and an external member. The conductive lines may be formed by patterning a conductive material including a metal such as copper or aluminum.
An incidence layer is formed below the third surface SUF3 of the silicon substrate 100. The incidence layer may include a color filter 130 and a micro lens 140. The micro lens 140 may be formed on the top (assumed as a place that incident light reaches first) of each pixel to correspond to the each pixel. The micro lens 140 may be used to increase light gathering power and thus to increase image quality.
The color filter 130 may be formed below the micro lens 140 and may selectively transmit light with a predetermined wavelength (e.g., red, green, blue, magenta, yellow, or cyan). A flat layer (not shown) may be formed between the color filter 130 and the third surface SUF3. The flat layer may prevent reflection of light coming through the micro lens 140 and the color filter 130. The flat layer may also be formed between the micro lens 140 and the color filter 130. The flat layer transmits incident light efficiently, thereby increasing the performance (such as light guiding efficiency and photo sensitivity) of an image sensor.
A photoelectric conversion element of the pixel may be formed in the active region 120. The photoelectric conversion element may generate charges in response to incident light. For instance, a photodiode, a phototransistor, a photogate, or a pinned photodiode may be formed in the active region 120.
In addition, a shallow isolation film, i.e., STI (not shown) may be formed in the active region 120 to isolate elements from one another in the pixel. A process of forming elements and the STI in the active region 120 may be performed before or after a DTI process.
In the current exemplary embodiment, an area other than a deep isolation film, i.e., a DTI between pixels, is referred to as the active region 120 or a pixel region.
Referring to
A gap L11 between a side of the first active region 120a-1 and a side of the second active region 120a-2 at the center is greater than a gap L12 or L13 between the side of the first active region 120a-1 and the side of the second active region 120a-2 at the end. A gap L14 between a side of the first active region 120a-1 and a side of the third active region 120a-3 at the center is greater than a gap L15 or L16 between the side of the first active region 120a-1 and the side of the third active region 120a-3 at the end.
Consequently, according to the cross-sections of pixels manufactured using the method according to the above exemplary embodiment, the widths L11 and L14 of the DTI at the centers of the sides of the active regions 120a-1, 120a-2, 120a-3, and 120a-4 are greater than the widths L12, L13, L15, and L16 of the DTI at the side ends of the active regions 120a-1, 120a-2, 120a-3, and 120a-4.
As described above, as the widths L12, L13, L15, and L16 of the DTI at the side ends of the active regions 120a-1, 120a-2, 120a-3, and 120a-4 are smaller than the widths L11 and L14 of the DTI at the centers of the sides of the same active regions, the size of a dead zone that does not receive light is reduced. As a result, a fill factor indicating light receiving performance is increased. The fill factor is the ratio of light receiving area of a pixel to total pixel area. The higher is the fill factor, the higher is the light guiding efficiency.
The pattern 20 formed on the first surface SUFI to form the cross-section illustrated in
Referring to
Also, a first length DR1 and a second length DR2 which indicate a protrusion length of each corner of the first active region 120b-1 is less than a half of the DTI width DC1 at the centers of two facing sides of the first active region 120b-1 and the second active region 120b-2.
Referring to
As described above, the isolation film region 30 or the pattern 20 for defining the isolation film region 30 is formed such that a corner DTI width (i.e., the gap between active regions at the corners of the active regions) is less than a central DTI width (i.e., the gap between active regions at the centers of the sides of the active regions), as shown in
When the horizontal cross-sectional view taken along the first surface SUF1 is as shown in
Referring to
In detail, the gap between the side of the first active region 120d-1 and the side of the active region 120d-2 at the corners (i.e., a corner DTI width) is much less than the gap between the side of the first active region 120d-1 and the side of the active region 120d-2 at the centers of these sides of the active regions 120d-1 and 120d-2 (i.e., a central DTI width).
According to the cross-sections of pixels manufactured using a method described above, the central DTI width is greater than the corner DTI width among the active regions 120d-1, 120d-2, 120d-3, and 120d-4. As described above, as the corner DTI width among the active regions 120d-1, 120d-2, 120d-3, and 120d-4 is smaller than the central DTI width thereof, the size of a dead zone that does not receive light is reduced. As a result, a fill factor is increased.
Although the description is focused on a CMOS image sensor having front DTI in the above exemplary embodiments, the inventive concept is not restricted to those exemplary embodiments. A CMOS image sensor may have back DTI according to another exemplary embodiment.
To form back DTI, the silicon substrate 100 including the first surface (or the top surface) SUF1 and the second surface (or the bottom surface) SUF2 opposite to the first surface SUF1 may be prepared, as shown in
After the grinding, a pattern may be formed on the third surface SUF3 of the silicon substrate 100 to define the region 30 in which an isolation film will be formed and the active region 120. At this time the shape of the pattern may be similar to the cross-sectional view of
Referring to
Referring to
The CMOS image sensor 505 may generate image data IDATA corresponding to an object input through the optical lens 503. The CMOS image sensor 505 includes a pixel array 510, a row driver 520, a readout circuit 525, a timing generator 530, a control register block 550, a reference signal generator 560, and a buffer 570. A signal processing circuit may include the readout circuit 525 and the buffer 570.
The pixel array 510 includes a plurality of pixels 10 generating a plurality of pixel signals in response to incident light. The pixels 10 may be manufactured using such processes as described with reference to
The row driver 520 drives control signals for controlling the operation of the pixels 10 to the pixel array 510 according to the control of the timing generator 530. The row driver 520 may control the operations of the pixels 10 row by row. The row driver 520 may function as a control signal generator that generates the control signals.
The timing generator 530 controls the operations of the row driver 520, the readout circuit 525, and the reference signal generator 560 according to the control of the control register block 550. The readout circuit 525 includes an analog-to-digital converter (ADC) 526 for each column and a memory 527 for each column. The ADC 526 may perform correlated double sampling (CDS). The readout circuit 525 outputs a digital image signal corresponding to a pixel signal output from each of the pixels 10.
The control register block 550 controls the operations of the timing generator 530, the reference signal generator 560, and the buffer 570 according to the control of the DSP 600. The buffer 570 transmits the image data IDATA corresponding to digital image signals output from the readout circuit 525 to the DSP 600. The signal processing circuit may process (e.g., perform CDS and analog-to-digital conversion on) the pixel signals output from the pixel array 510 and may output the image data IDATA corresponding to the processing result.
The DSP 600 includes an image signal processor 610, a sensor controller 620, and an interface (I/F) 630. The image signal processor 610 controls the I/F 630 and the sensor controller 620 which controls the control register block 550. The CMOS image sensor 505 and the DSP 600 may be respectively implemented in chips in a single package, e.g., a multi-chip package. Alternatively, the CMOS image sensor 505 and the image signal processor 610 may be respectively implemented in chips in a single package, e.g., a multi-chip package.
The image signal processor 610 processes the image data IDATA received from the buffer 570 and transmits processed image data to the I/F 630. The sensor controller 620 may generate various control signals for controlling the control register block 550 according to the control of the image signal processor 610. The I/F 630 may transmit the processed image data from the image signal processor 610 to the display 640. The display 640 may display the image data output from the I/F 630.
A camera serial interface (CSI) host 713 in the AP 710 may perform serial communication with a CSI device 506 in the image sensor 505 through CSI. A deserializer DES and a serializer SER may be included in the CSI host 713 and the CSI device 506, respectively. The AP 710 may be implemented as an integrated circuit or a system on chip (SoC).
A display serial interface (DSI) host 711 in the AP 710 may perform serial communication with a DSI device 731 in the display 730 through DSI. A serializer SER and a deserializer DES may be included in the DSI host 711 and the DSI device 731, respectively. The deserializers DES and the serializers SER may process electrical signals or optical signals.
The image processing device 700 may also include a radio frequency (RF) chip 740 communicating with the AP 710. A physical layer (PHY) 715 in the AP 710 and a PHY 741 in the RF chip 740 may communicate data with each other according to MIPI DigRF. A central processing unit (CPU) 717 may control the operations of the DSI host 711, the CSI host 713, and the PHY 715.
The image processing device 700 may further include a global positioning system (GPS) receiver 750, a memory 751 such as dynamic random access memory (DRAM), a data storage 753 formed using non-volatile memory such as NAND flash-based memory, a microphone (MIC) 755, and/or a speaker 757. The image processing device 700 may communicate with external devices using at least one communication protocol or standard, e.g., worldwide interoperability for microwave access (Wimax) 759, wireless local area network (WLAN) 761, ultra-wideband (UWB) 763, or long term evolution (LTE™) 765. The image processing device 700 may also communicate with external wireless communication device using Bluetooth or Wi-Fi.
As described above, according to the above exemplary embodiments, the size of the dead zone that does not receive light is reduced, and therefore, a fill factor is increased.
The operations or steps of the methods or algorithms described above can be embodied as computer readable codes on a computer readable recording medium, or to be transmitted through a transmission medium. The computer readable recording medium is any data storage device that can store data which can be thereafter read by a computer system. Examples of the computer readable recording medium include read-only memory (ROM), random-access memory (RAM), compact disc (CD)-ROM, digital versatile disc (DVD), magnetic tape, floppy disk, and optical data storage device, not being limited thereto. The transmission medium can include carrier waves transmitted through the Internet or various types of communication channel. The computer readable recording medium can also be distributed over network coupled computer systems so that the computer readable code is stored and executed in a distributed fashion.
While the inventive concept has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in forms and details may be made therein without departing from the spirit and scope of the inventive concept as defined by the following claims.
Lee, Tae Hun, Lee, Seung Wook, Lee, Kyung Ho, Kim, Yi Tae, Ahn, Jung Chak, Park, Jong Eun, Jeong, Hee Geun
Patent | Priority | Assignee | Title |
10910426, | May 03 2019 | Samsung Electronics Co., Ltd. | Semiconductor devices having pad isolation pattern |
11546532, | Mar 16 2021 | Apple Inc.; Apple Inc | Dynamic correlated double sampling for noise rejection in image sensors |
11563910, | Aug 04 2020 | Apple Inc. | Image capture devices having phase detection auto-focus pixels |
Patent | Priority | Assignee | Title |
7459735, | Apr 02 2004 | Sony Semiconductor Solutions Corporation | Solid-state image device |
8378399, | Jul 14 2010 | Kabushiki Kaisha Toshiba | Backside illumination solid-state imaging device |
8390089, | Jul 27 2010 | Taiwan Semiconductor Manufacturing Company, Ltd. | Image sensor with deep trench isolation structure |
8390707, | Feb 28 2008 | Kabushiki Kaisha Toshiba | Solid-state imaging device and manufacturing method thereof |
8704282, | Apr 12 2011 | STMicroelectronics S.A.; STMicroelectronics (Crolles 2) SAS | Method for forming a back-side illuminated image sensor |
20120153127, | |||
20130293751, | |||
20130321685, | |||
JP2010258157, | |||
JP2011222900, | |||
JP2013175494, | |||
JP201330803, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 25 2015 | LEE, SEUNG WOOK | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036706 | /0411 | |
Sep 25 2015 | KIM, YI TAE | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036706 | /0411 | |
Sep 25 2015 | PARK, JONG EUN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036706 | /0411 | |
Sep 25 2015 | AHN, JUNG CHAK | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036706 | /0411 | |
Sep 25 2015 | LEE, KYUNG HO | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036706 | /0411 | |
Sep 25 2015 | LEE, TAE HUN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036706 | /0411 | |
Sep 25 2015 | JEONG, HEE GEUN | SAMSUNG ELECTRONICS CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036706 | /0411 | |
Oct 01 2015 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Aug 21 2020 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Date | Maintenance Schedule |
Mar 28 2020 | 4 years fee payment window open |
Sep 28 2020 | 6 months grace period start (w surcharge) |
Mar 28 2021 | patent expiry (for year 4) |
Mar 28 2023 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 28 2024 | 8 years fee payment window open |
Sep 28 2024 | 6 months grace period start (w surcharge) |
Mar 28 2025 | patent expiry (for year 8) |
Mar 28 2027 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 28 2028 | 12 years fee payment window open |
Sep 28 2028 | 6 months grace period start (w surcharge) |
Mar 28 2029 | patent expiry (for year 12) |
Mar 28 2031 | 2 years to revive unintentionally abandoned end. (for year 12) |