A technique for converting design shapes into pixel values is provided. The technique may be used to control a direct-write or other lithographic process performed on a workpiece. In an exemplary embodiment, the method includes receiving, at a computing system, a design database specifying a feature having more than four vertices. The computing system also receives a pixel grid. A set of rectangles corresponding to the feature is determined, and the computing system determines an area of a pixel of the pixel grid overlapped by the feature based on the set of rectangles. In some such embodiments, a lithographic exposure intensity is determined for the pixel based on the area overlapped by the feature, and the lithographic exposure intensity is provided for patterning of a workpiece.
|
11. A method comprising:
receiving a design database including a feature to be formed on a workpiece;
determining a constituent set of rectangles representing the feature;
converting the feature into a map of exposure intensities based on the constituent set of rectangles; and
providing the map exposure intensities to a lithographic system, such that the feature can be patterned on the workpiece, wherein the method is performed using a computing system.
17. A method of patterning a workpiece, the method comprising:
receiving a feature to be formed on the workpiece;
determining a pixel grid of a lithographic system to be used to pattern the workpiece;
decomposing the feature into a set of constituent rectangles;
determining an amount of a pixel of the pixel grid overlapped by the feature using the set of constituent rectangles;
determining an intensity corresponding to the pixel based on the amount of the pixel overlapped by the feature; and
patterning the workpiece according to the determined intensity.
1. A method performed by at least one computing system, the method comprising:
receiving a design database specifying a polygonal feature;
receiving a pixel grid corresponding to a lithographic system, wherein the pixel grid includes an array of pixels;
decomposing the polygonal feature into a set of rectangles; and
converting the polygonal feature into a map of exposure intensities based on the set of rectangles, wherein the converting includes:
determining areas of the pixels of the pixel grid overlapped by the polygonal feature based on the set of rectangles, and
assigning exposure intensities to the pixels of the pixel grid overlapped by the polygonal feature based on the determined areas.
2. The method of
A=[min(Pmaxx, Fmaxx)−max(Pminx, Fminx)]*[min(Pmaxy, Fmaxy)−max(Pminy, Fminy)], where A represents an area of a pixel overlapped by a rectangle of the set of rectangles, Pmaxx and Pmaxy represent the maximum x and y coordinates of the pixel respectively, Pminx and Pminy represent the minimum x and y coordinates of the pixel respectively, Fmaxx and Fmaxy represent the maximum x and y coordinates of the rectangle respectively, and Fminx and Fminy represent the minimum x and y coordinates of the rectangle respectively.
3. The method of
where I represents an exposure intensity, A represents an area of a pixel of the pixel grid overlapped by the polygonal feature based on the set of rectangles, and λ represents a normalizing constant.
5. The method of
6. The method of
identifying a first subset of features of the design database overlapping a pixel in a first direction, wherein the determining of an area of the pixel overlapped by the polygonal feature is based on the polygonal feature being within the first subset of features.
7. The method of
identifying a second subset of features of the design database overlapping the pixel in a second direction perpendicular to the first direction, wherein the identifying is performed on the first subset of features, and wherein the determining of the area of the pixel overlapped by the polygonal feature is further based on the polygonal feature being within the second subset of features.
8. The method of
identifying a first subset of pixels of the pixel grid overlapped by the polygonal feature in a first direction, wherein the determining of an area of a pixel overlapped by the polygonal feature is based on the pixel being within the first subset of pixels.
9. The method of
identifying a second subset of pixels of the pixel grid overlapped by the polygonal feature in a second direction perpendicular to the first direction, wherein the identifying is performed on the first subset of pixels, and wherein the determining of the area of the pixel overlapped by the polygonal feature is further based on the pixel being within the second subset of pixels.
10. The method of
selecting a cut direction;
identifying cut values along the cut direction that the polygonal feature has a vertex aligned therewith;
determining a point along a boundary of the polygonal feature extending perpendicular to the cut direction and traversing one of the cut values; and
determining a rectangle of the set of rectangles based on the determined point.
12. The method of
determining an amount of the pixel region overlapped by the feature using the constituent set of rectangles; and
determining the exposure intensity based on the amount of the pixel region overlapped by the feature.
13. The method of
A=[min(Pmaxx, Fmaxx)−max(Pminx, Fminx)]*[min(Pmaxy, Fmaxy)−max(Pminy, Fminy)], where A represents the amount of the pixel region overlapped by a rectangle of the constituent set of rectangles, Pmaxx and Pmaxy represent the maximum x and y coordinates of the pixel region respectively, Pminx and Pminy represent the minimum x and y coordinates of the pixel region respectively, Fmaxx and Fmaxy represent the maximum x and y coordinates of the rectangle respectively, and Fminx and Fminy represent the minimum x and y coordinates of the rectangle respectively.
14. The method of
15. The method of
identifying a first subset of features of the design database overlapping the pixel region in a first direction, wherein the determining of the amount of the pixel region overlapped by the feature is performed based on the feature being within the first subset of features.
16. The method of
identifying a second subset of features within the first subset of features, such that features of the second subset overlap the pixel region in a second direction perpendicular to the first direction, wherein the determining of the amount of the pixel region overlapped by the feature is performed further based on the feature being within the second subset of features.
18. The method of
A=[min(Pmaxx, Fmaxx)−max(Pminx, Fminx)]*[min(Pmaxy, Fmaxy)−max(Pminy, Fminy)], where A represents the amount of the pixel overlapped by a rectangle of the set of constituent rectangles, Pmaxx and Pmaxy represent the maximum x and y coordinates of the pixel respectively, Pminx and Pminy represent the minimum x and y coordinates of the pixel respectively, Fmaxx and Fmaxy represent the maximum x and y coordinates of the rectangle respectively, and Fminx and Fminy represent the minimum x and y coordinates of the rectangle respectively.
where I represents the intensity, A represents the amount of the pixel overlapped by the feature, and λ represents a normalizing constant.
20. The method of
selecting a cut direction;
determining cut values along the cut directions corresponding to at least one vertex of the feature;
identifying a perpendicular boundary of the feature traversing the cut value;
determining a point along the perpendicular boundary at the cut value;
determining a rectangle of the set of constituent rectangles based on the determined point.
|
The semiconductor integrated circuit (IC) industry has experienced rapid growth. In the course of IC evolution, functional density (i.e., the number of interconnected devices per chip area) has generally increased while geometry size (i.e., the smallest component (or line) that can be created using a fabrication process) has decreased. This scaling down process generally provides benefits by increasing production efficiency and lowering associated costs. However, such scaling down has also been accompanied by increased complexity in design and manufacturing of devices incorporating these ICs, and, for these advances to be realized, similar developments in device design are needed.
As merely one example, advances in lithography have been important to reducing device size. In general, lithography is the transfer of a pattern onto a target. In one type of lithography, referred to as photolithography, radiation such as ultraviolet light passes through or reflects off a mask before striking a photoresist coating on target. Lithography transfers a pattern from the mask onto the photoresist, which is then selectively removed to reveal the pattern. The target then undergoes processing steps that take advantage of the shape of the remaining photoresist to create features on the target. Another type of lithography, referred to as direct-write lithography, uses a laser, an electron beam (e-beam), ion beam, or other narrow-focused emission to expose a resist coating or to pattern a material layer directly. E-beam lithography is one of the most common types of direct-write lithography, and, by directing a collimated stream of electrons to the area to be exposed, can be used to remove, add, or otherwise change a material layer with incredible accuracy.
While precise, the narrow focus often makes direct-write lithography slower than photolithographic methods. Additionally, direct-write lithography may be computationally intensive. For example, the computing resources required to convert a design into a set of intensity values used to control the direct-write emitter may be significant. Therefore, while existing lithographic techniques have been generally adequate, they have not proved entirely satisfactory in all respects.
The present disclosure is best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale and are used for illustration purposes only. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
The present disclosure relates generally to IC device manufacturing and, more particularly, to a system and technique for rasterizing polygons of a circuit layout into a pixel grid such as that used for direct-write lithographic process.
The following disclosure provides many different embodiments, or examples, for implementing different features of the disclosure. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. For example, if the device in the figures is turned over, elements described as being “below” or “beneath” other elements or features would then be oriented “above” the other elements or features. Thus, the exemplary term “below” can encompass both an orientation of above and below. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.
The lithographic system 100 includes one or more energy emitters 102. In various embodiments, the energy emitters 102 include electron beam emitters, ion beam emitters, laser emitters, and/or other suitable emitting devices and may include both a beam source and a plurality of electromagnetic and/or optical lenses. The energy emitters 102 are aligned such that the emitted energy impacts a workpiece 104 at precise focal points 106 (enlarged for clarity). The focal points 106 are scanned along the surface of the workpiece 104 by moving the emitters 102 and/or by moving the workpiece 104. By varying the intensity of the energy emitter(s) 102, the exposure dosage at the focal points 106 can be controlled. To provide additional granularity, multiple emitters 102 or multiple passes may be used to expose a region more than once. The exposure doses are cumulative and by independently controlling the dosage of each exposure, a number of different exposure intensities can be produced.
In this way, the energy emitters 102 of the lithographic system 100 produce a precise pattern on the surface of the workpiece 104. In some embodiments, the workpiece 104 is a lithographic mask and the patterning produces alternating absorptive and transmissive regions (for a transmissive mask) or absorptive and reflective regions (for a reflective mask). In some embodiments, the workpiece is a substrate such as a semiconductor substrate, and the patterning may be part of any number of semiconductor fabrication processes, including etching, deposition, doping, epitaxial growth, metallization, and/or other fabrication processes. In these applications and others, the lithographic system 100 may pattern the workpiece 104 by indirectly by exposing a resist, which is developed in order to expose regions of the workpiece to be processed (e.g., implanted, etched, etc.), and/or directly by adding or removing material from the workpiece 104.
In many embodiments, a designer specifies the pattern to be formed rather than commanding the lithographic system 100 directly. A computing system typically receives the pattern in the form of a design database and converts the pattern into a map of exposure intensities across the workpiece 104 and ultimately into control signals for the energy emitters 102 of the lithographic system 100. Various examples of a technique for converting a design database into a set of exposure intensities are described with respect to
Referring to block 202 of
Referring to
For polygons that are not rectangles, each polygon may be specified by X,Y coordinates corresponding to some or all the vertices of the polygon. For example, in some embodiments, polygon features are specified by an ordered list of coordinates that trace the vertices moving in a clockwise or counterclockwise manner around the feature. In the case of feature 302B, the feature can be unambiguously identified by the coordinates: {(2,1) (6,1) (6,10) (7,10) (7,13) (1,13) (1,10) (2,10)} representing the vertices of the feature.
In many embodiments, the design database 300 specifies the features independent of the actual technique used to pattern the workpiece. In other words, the design database 300 may specify the features without accounting for any particular patterning technique used to form the features. In this way, the design database 300 may be suitable for use with a variety of photolithographic and direct write techniques, although additional conversion may be used in order to prepare the design database 300 for patterning. For example, feature vertices may not align to a grid used by the lithographic system. Some direct-write systems use a pixel grid, where each pixel is a region of uniform intensity and where the intensity of each pixel can be specified independent of adjacent pixels. The beam or beams of the direct-write system are controlled to produce the specified exposure intensity at the corresponding location of the workpiece 104. However, it is neither necessary nor particularly advantageous for the grid of the direct-write system to align with the vertices of the features in the design database 300.
Referring to block 204 of
I=Σi=nmλiAi
where I represents the intensity of a pixel, Ai represents the area of the pixel overlapped by a feature raised to the power of i, λi represents a normalizing constant for a polynomial order of i, and n and m are any arbitrary values. In the examples of
Referring to block 206 of
Referring to block 208 of
In the embodiments of blocks 212-216, the computing system winnows the number of features to be considered using one or more simple comparisons, so that complex comparisons are performed on fewer features. Referring to block 212 of
Referring to block 216 of
A=[min(Pmaxx, Fmaxx)−max(Pminx, Fminx)]*[min(Pmaxy, Fmaxy)−max(Pminy, Fminy)]
where A represents the area of the pixel overlapped by a feature (e.g., feature 302A or 302B), Pmaxx and Pmaxy represent the maximum x and y coordinates of the pixel respectively, Pminx and Pminy represent the minimum x and y coordinates of the pixel respectively, Fmaxx and Fmaxy represent the maximum x and y coordinates of the feature respectively, and Fminx and Fminy represent the minimum x and y coordinates of the feature respectively.
Because the area of intersection between two rectangles (e.g., a pixel and a constituent feature rectangle) is also a rectangle, the overlapping area can be determined more easily than the area of intersection between a rectangle and a polygon (e.g., a pixel and a polygonal feature). This is explained in more detail with reference to
There are a number of techniques for determining the area of intersection from the polygon representation of the feature 504. However, many of these perform a complicated analysis of the portions of the polygon beyond the pixel 502 to determine whether the polygon is concave or convex within the pixel 502 area (i.e., to determine whether the intersecting area corresponds to region 514 or 516). For example, Sutherland-Hodgman clipping sorts the polygon vertices and creates a clipped polygon that cuts off a portion of the polygon beyond a boundary of the pixel 502, such as a minimum or maximum value of the pixel 502 in the x or y direction. The clipping is repeated for each boundary of the pixel 502. Because of the complexity of the clipping operations, Sutherland-Hodgeman and other polygon-based techniques involve an order of magnitude more calculations than rectangle-based overlap techniques. For example, in the illustrated embodiment of
A=[min(Pmaxx, Fmaxx)−max(Pminx, Fminx)]*[min(Pmaxy, Fmaxy)−max(Pminy, Fminy)]
or other suitable technique to each of the constituent rectangles 506, 508, 510, and 512 and summing the results. Because each rectangle has only four vertices, the sorting operation to determine minimum and maximum vertices is relatively undemanding especially when compared to polygon-based techniques.
The determination of block 216 may be repeated for each overlapping feature in the subset identified in blocks 212 and 214, and the determinations of blocks 208-216 may be repeated for each pixel in the pixel grid 400 to perform the pixel-by-pixel determination. For example, in the embodiment of
I=Σi=nmλiAi
where I represents the intensity of a pixel, Ai represents the area of the pixel overlapped by a feature raised to the power of i, λi represents a normalizing constant for a polynomial order of i, and n and m are any arbitrary values. Referring to block 220, the computing system provides exposure intensities to a lithographic system 100 for use in patterning a workpiece 104.
A similar feature-by-feature pixel intensity determination is described with reference to
Referring to block 602 of
Referring to block 608 of
Referring to block 616 of
Referring to block 618, the computing system determines exposure intensities for the pixels of the pixel grid 400 based on the respective amounts of overlap determined in blocks 608-616, which may be performed substantially described in block 218 of
As discussed above, the method 200 of
Referring to block 702 of
Referring to block 704 of
Referring to block 708 of
Referring to block 710 of
Referring to block 712 of
In the example of
In some embodiments, it may be advantageous to identify rectangles that can be combined into larger rectangles. For example, doing so may reduce the number of comparisons made to determine an overlap area between a pixel and a polygon. Referring to block 714 of
Referring to block 716 of
The present embodiments can take the form of an entirely hardware embodiment, an entirely software embodiment, or an embodiment containing both hardware and software elements. Furthermore, embodiments of the present disclosure can take the form of a computer program product accessible from a tangible computer-usable or computer-readable medium providing program code for use by or in connection with a computer or any instruction execution system. For the purposes of this description, a tangible computer-usable or computer-readable medium can be any apparatus that can store the program for use by or in connection with the instruction execution system, apparatus, or device. The medium may include non-volatile memory including magnetic storage, solid-state storage, optical storage, cache memory, Random Access Memory (RAM).
Thus, the present disclosure provides a technique for rasterizing design features by decomposing the features into their constituent rectangles. The rasterized pixels can be used to determine exposure intensities for a lithographic process. In some embodiments, the provided method includes receiving, at a computing system, a design database specifying a feature having more than four vertices. The computing system also receives a pixel grid corresponding to a lithographic system. A set of rectangles is determined that corresponds to the feature, and the computing system determines an area of the pixel grid overlapped by the feature based on the set of rectangles. A lithographic exposure intensity is determined for the pixel based on the area overlapped by the feature, and the lithographic exposure intensity is provided for patterning of the workpiece by lithographic system. In some such embodiments, a first subset of features of the design database is identified such that the features of the first subset overlap the pixel in a first direction. A second subset of features within the first subset of features is identified such that features of the second subset overlap the pixel in a second direction perpendicular to the first direction. The determining of the area of the pixel overlapped by the feature is based on the feature being within the second subset. In alternate embodiments, a first subset of pixels is identified such that pixels of the first subset overlap the feature in a first direction. A second subset of pixels within the first subset is identified such that pixels of the second subset overlap the feature in a second direction perpendicular to the first direction. The determining of the area of the pixel overlapped by the feature is based on the pixel being within the second subset.
In further embodiments, the provided method includes receiving, at a computing system, a design database including a feature to be formed on a workpiece. A constituent set of rectangles representing the feature is determined, and the computing system determines an exposure intensity for patterning of the workpiece based on the constituent set of rectangles. In some such embodiments, the exposure intensity corresponds to a pixel region and the determining of the exposure intensity includes: determining an amount of the pixel region overlapped by the feature using the constituent set of rectangles; and determining the exposure intensity based on the amount of the pixel region overlapped by the feature.
In yet further embodiments, the provided method of patterning a workpiece includes receiving a feature to be formed on the workpiece. A pixel grid of a lithographic system to be used to pattern the workpiece is determined. The feature is decomposed into a set of constituent rectangles, and an amount of a pixel of the pixel grid overlapped by the feature is determined using the constituent rectangles. An intensity is determined that corresponds to the pixel based on the amount of the pixel overlapped by the feature, and the workpiece is patterned according to the determined intensity.
The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.
Lin, Shy-Jay, Chen, Cheng-hung, Lin, Jyuh-Fuh, Liu, Pei-Yi, Wang, Wen-Chuan, Wu, Cheng-Chi
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
4991115, | May 16 1989 | Excellon Automation Co | Method of mapping geometric entities from a continuous plane to a discrete plane |
5393987, | May 28 1993 | Applied Materials, Inc | Dose modulation and pixel deflection for raster scan lithography |
5768437, | Feb 28 1992 | Ayscough Visuals LLC | Fractal coding of data |
20040075064, | |||
20050285054, | |||
20080142739, | |||
20130320230, | |||
20150117768, | |||
20150242563, | |||
20160012170, | |||
20160071684, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Dec 19 2014 | Taiwan Semiconductor Manufacturing Company, Ltd. | (assignment on the face of the patent) | / | |||
Dec 19 2014 | LIU, PEI-YI | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034809 | /0825 | |
Dec 19 2014 | WU, CHENG-CHI | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034809 | /0825 | |
Dec 19 2014 | CHEN, CENG-HUNG | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034809 | /0825 | |
Dec 19 2014 | LIN, JYUH-FUH | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034809 | /0825 | |
Dec 19 2014 | WANG, WEN-CHUAN | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034809 | /0825 | |
Dec 19 2014 | LIN, SHY-JAY | Taiwan Semiconductor Manufacturing Company, Ltd | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 034809 | /0825 |
Date | Maintenance Fee Events |
Sep 30 2020 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Date | Maintenance Schedule |
May 23 2020 | 4 years fee payment window open |
Nov 23 2020 | 6 months grace period start (w surcharge) |
May 23 2021 | patent expiry (for year 4) |
May 23 2023 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 23 2024 | 8 years fee payment window open |
Nov 23 2024 | 6 months grace period start (w surcharge) |
May 23 2025 | patent expiry (for year 8) |
May 23 2027 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 23 2028 | 12 years fee payment window open |
Nov 23 2028 | 6 months grace period start (w surcharge) |
May 23 2029 | patent expiry (for year 12) |
May 23 2031 | 2 years to revive unintentionally abandoned end. (for year 12) |