An apparatus for controlling the gain and phase of an input signal input to a power amplifier comprises a gain control loop configured to control the gain of the input signal based on power levels of the input signal and an amplified signal output by the power amplifier, to obtain a predetermined gain of the amplified signal, and a phase control loop configured to obtain an error signal related to a phase difference between a first signal derived from the input and a second signal derived from the amplified signal, and control the phase based on the error signal, to obtain a predetermined phase of the amplified signal. The phase control loop delays the first signal such that the delayed first signal and the second signal used to obtain the error signal correspond to the same part of the input signal. The apparatus may be included in a satellite.
|
8. A method for controlling a gain and phase of an input signal input to a power amplifier, the method comprising:
controlling the phase of the input signal by:
delaying a first signal derived from the input signal;
obtaining an error signal related to a phase difference between the delayed first signal and a second signal derived from an amplified signal; and
controlling the phase of the input signal according to the error signal to obtain a predetermined phase of the amplified signal, wherein the first signal is delayed such that the delayed first signal and the second signal used to obtain the error signal correspond to the same part of the input signal, and
controlling the gain of the input signal based on a power level of the input signal and a power level of the amplified signal output by the power amplifier, wherein controlling the gain of the input signal comprises:
measuring a power level of a third signal derived from the input signal, using a first detector;
measuring a power level of a fourth signal derived from the amplified signal using a second detector;
scaling an output of the first detector or an output of the second detector, so that the outputs of the first and second detectors are substantially identical when the third and fourth signals have the same power level;
comparing a power level of the third signal and a power level of the fourth signal; and
controlling the gain control means based on the result of the comparison, to obtain a predetermined gain of the amplified signal.
1. Apparatus for controlling a gain and phase of an input signal input to a power amplifier, the apparatus comprising:
gain control means for controlling the gain of the input signal;
phase control means for controlling the phase of the input signal;
a phase control loop configured to obtain an error signal related to a phase difference between a first signal derived from the input signal and a second signal derived from an amplified signal, and control the phase control means based on the error signal to obtain a predetermined phase of the amplified signal, wherein the phase control loop is arranged to delay the first signal before obtaining the error signal, such that the delayed first signal and the second signal used to obtain the error signal correspond to the same part of the input signal; and
a gain control loop configured to receive a third signal derived from the input signal and a fourth signal derived from the amplified signal, and to compare a power level of the third signal and a power level of the fourth signal and control the gain control means based on the result of the comparison to obtain a predetermined gain of the amplified signal, the gain control loop comprising:
a first detector configured to measure a power level of the third signal;
a second detector configured to measure a power level of the fourth signal; and
a scaler circuit for scaling an output of the first detector or an output of the second detector, so that the outputs of the first and second detectors are substantially identical when the third and fourth signals have the same power level.
2. The apparatus of
an input coupler configured to receive the input signal and output the third signal, the input coupler having a first coupling factor; and
an output coupler configured to receive the amplified signal and output the fourth signal, the output coupler having a second coupling factor,
wherein the first and second coupling factors are selected such that when the amplified signal has the predetermined gain, the third signal and the fourth signal have substantially the same power level.
3. The apparatus of
a limiter configured to clip the input signal in correspondence with the clipping of the amplified signal by the power amplifier, such that the third signal received by the first detector and the fourth signal received by the second detector are clipped by substantially the same amount.
4. The apparatus of
delaying means for delaying the first signal;
error signal generating means for generating the error signal based on the second signal and the delayed first signal;
a detector for measuring a power of the error signal; and
processing means configured to control the phase control means based on the measured power of the error signal,
wherein the delaying means is configured such that the electrical length of a first path to the error signal generating means via the power amplifier is substantially the same as the electrical length of a second path to the error signal generating means via the delaying means.
5. The apparatus of
6. The apparatus of
7. A satellite comprising:
a power amplifier; and
the apparatus of
9. The method of
10. A satellite comprising:
a power amplifier for receiving an input signal and outputting an amplified signal; and
the apparatus according to
phase of an input signal input to the power amplifier.
|
This application is a continuation of U.S. patent application Ser. No. 14/350,976, filed Nov. 7, 2014, which is a 35 U.S.C. 371 national stage application of International Application No. PCT/EP2012/067779, filed Sep. 12, 2012, which claims the benefit of European Patent Application No. 11275122.7, filed Oct. 10, 2011. The entire contents of each of the foregoing applications are explicitly incorporated herein by reference.
The present invention relates to a control system for a power amplifier. In particular, the present invention relates to a control system which controls a power amplifier based on an error signal related to a phase difference between a delayed first signal derived from an input signal and a second signal derived from an amplified signal.
Power amplifiers are used in communications satellites to amplify RF signals. Such power amplifiers are known to exhibit nonlinearity, whereby the gain and phase of the amplified output RF signal varies nonlinearly with the input signal power. To compensate for this, gain and phase distortions can be applied to the input signal before it reaches the amplifier stage, so as to maintain a constant gain and phase of the output signal.
During operation, the detector 104 measures the power level of a coupled input signal received from the input coupler 103. The processor 106 then determines the power of the input signal RFIN based on a known coupling factor of the input coupler 103. The processor 106 searches the LUT to determine how the gain and phase of the input signal should be adjusted, and controls the variable attenuator 102 and phase shifter 103 to apply the appropriate gain and phase predistortions. However, a drawback of this approach is the lengthy calibration procedure, which can take up to 48 hrs.
According to the present invention, there is provided an apparatus for controlling a gain and phase of an input signal input to a power amplifier, the apparatus comprising gain control means for controlling the gain of the input signal, phase control means for controlling the phase of the input signal, a gain control loop configured to control the gain control means based on a power level of the input signal and a power level of an amplified signal output by the power amplifier, to obtain a predetermined gain of the amplified signal, and a phase control loop configured to obtain an error signal related to a phase difference between a first signal derived from the input signal and a second signal derived from the amplified signal, and control the phase control means based on the error signal to obtain a predetermined phase of the amplified signal, wherein the phase control loop is arranged to delay the first signal before obtaining the error signal, such that the delayed first signal and the second signal used to obtain the error signal correspond to the same part of the input signal.
The gain control loop may be configured to receive a third signal derived from the input signal and a fourth signal derived from the amplified signal, and may be configured to compare a power level of the third signal and a power level of the fourth signal and control the gain control means based on the result of the comparison.
The apparatus may further comprise an input coupler configured to receive the input signal and output the third signal, the input coupler having a first coupling factor, and an output coupler configured to receive the amplified signal and output the fourth signal, the output coupler having a second coupling factor, wherein the first and second coupling factors are selected such that when the amplified signal has the predetermined gain, the third signal and the fourth signal have substantially the same power level.
The gain control loop may comprise a first detector configured to measure a power level of the third signal, and a second detector configured to measure a power level of the fourth signal, wherein the first and second detectors may be matched root-mean-squared RMS detectors.
The gain control loop may comprise a first detector configured to measure a power level of the third signal, a second detector configured to measure a power level of the fourth signal, and means for scaling an output of the first detector or an output of the second detector, so that the outputs of the first and second detectors are substantially identical when the third and fourth signals have the same power.
The amplified signal may be clipped by the power amplifier, and the apparatus may further comprise a limiter configured to clip the input signal in correspondence with the clipping of the amplified signal by the power amplifier, such that the third signal received by the first detector and the fourth signal received by the second detector are clipped by substantially the same amount.
The phase control loop may comprise delaying means for delaying the first signal, error signal generating means for generating the error signal based on the second signal and the delayed first signal, a detector for measuring a power of the error signal and processing means configured to control the phase control means based on the measured power of the error signal, wherein the delaying means are configured such that the electrical length of a first path to the error signal generating means via the power amplifier is substantially the same as the electrical length of a second path to the error signal generating means via the delaying means.
The processing means may be configured to control the phase control means in order to minimise the measured power of the error signal.
The current gain and phase of the amplified signal may be dependent on an operational history of the power amplifier.
The power amplifier may be a Gallium Nitride GaN solid-state power amplifier.
A satellite may comprise a power amplifier and the apparatus, the apparatus being configured to control the gain and phase of the input signal input to the power amplifier.
According to the present invention, there is also provided a method for controlling a gain and phase of an input signal input to a power amplifier, the method comprising controlling the gain of the input signal based on a power level of the input signal and a power level of an amplified signal output by the power amplifier, to obtain a predetermined gain of the amplified signal, delaying a first signal obtained from the input signal, obtaining an error signal related to a phase difference between the delayed first signal and a second signal derived from the amplified signal, and controlling the phase of the input signal according to the error signal to obtain a predetermined phase of the amplified signal, wherein the first signal is delayed such that the delayed first signal and the second signal used to obtain the error signal correspond to the same part of the input signal.
The method may further comprise comparing a power level of a third signal derived from the input signal and a power level of a fourth signal derived from the amplified signal, wherein the gain of the input signal is controlled based on the result of the comparison.
The third and fourth signals may be arranged to have the same power level when the amplified signal has the predetermined gain.
According to the present invention, there is further provided a satellite comprising a power amplifier for receiving an input signal and outputting an amplified signal, gain control means for controlling a gain of the input signal, phase control means for controlling a phase of the input signal, and a control loop configured to obtain an error signal related to a phase difference between a first signal derived from the input signal and a second signal derived from the amplified signal, and control the gain control means and phase control means based on the error signal to obtain a predetermined gain and phase of the amplified signal, wherein the control loop is arranged to delay the first signal before obtaining the error signal, such that the delayed first signal and the second signal used to obtain the error signal correspond to the same part of the input signal.
The satellite may further comprise a first coupler for outputting the first signal, a second coupler for outputting the second signal, delaying means (721) for delaying the first signal, error signal generating means for receiving the delayed first signal and the second signal, and generating the error signal related to the phase difference between the delayed first signal and the second signal, a detector for measuring a power of the error signal, and processing means configured to control the gain control means and the phase control means based on the measured power of the error signal, wherein the delaying means may be configured such that the electrical length of a first path to the error signal generating means via the power amplifier is substantially the same as the electrical length of a second path to the error signal generating means via the delaying means.
The current gain and phase of the amplified signal may be dependent on an operational history of the power amplifier.
The power amplifier may be a Gallium Nitride GaN solid-state power amplifier.
Embodiments of the present invention will now be described, by way of example only, with reference to the accompanying drawings, in which:
Referring now to
The gain control and phase control loops 210, 220 each receive a signal derived from the RFIN signal and a signal derived from the output RF signal (RFOUT). Each control loop 210, 220 is therefore able to monitor both the RFIN and RFOUT signals. The gain control loop 210 and phase control loop 220 are configured to control the gain control module 202 and the phase control module 203 respectively, to apply gain and phase predistortions to the RFIN signal in order to maintain linearity of the power amplifier 201.
Because the control loops 210, 220 are configured to monitor the output signal RFOUT, the gain and phase of the input signal RFIN can be adjusted based on a current value of the output signal, i.e. based on the current performance of the power amplifier. Therefore in the present embodiment, it is not necessary to make assumptions about the behaviour of the amplifier. As such, a calibration procedure is not required for the control system shown in
Also, because the control system of
Furthermore, in comparison to the conventional control system of
Referring now to
As shown in
The first and second input couplers 304, 305 may be formed as a single unit or as separate units, and the first and second output couplers 306, 307 may be formed as a single unit or as separate units. The first and second input couplers 304, 305 may be configured to have the same coupling factor such that the first and second coupled input signals have the same power level. Alternatively, the first and second input couplers 304, 305 may be configured to have different coupling factors such that the first and second coupled input signals have different power levels. Similarly, the first and second output couplers 306, 307 may be configured to have the same coupling factor such that the first and second coupled output signals have the same power level, or may be configured to have different coupling factors such that the first and second coupled output signals have different power levels. The coupling factor of each of the first and second input couplers 304, 305 and first and second output couplers 306, 307 may be chosen to ensure that during normal operation of the power amplifier 301 and control system, the first and second coupled input and output signals have power levels that can be detected by the gain and phase control loops 310, 320.
Although in
In the present embodiment, the gain control loop 310 comprises an input detector 311 arranged to receive the first coupled input signal from the first input coupler 304. The input detector 311 is configured to measure the power level of the first coupled input signal, and send a signal representing the measured power to a first differential amplifier 313. For example, the input detector 311 may be a root-mean-squared (RMS) detector configured to output a voltage that is representative of the RMS power of the first coupled input signal.
The gain control loop 310 further comprises an output detector 312 arranged to receive the first coupled output signal from the first output coupler 306. The output detector 312 is configured to measure the power level of the first coupled output signal, and send a signal representing the measured power to a second differential amplifier 314. Like the input detector 311, the output detector 312 may be an RMS detector configured to output a voltage that is representative of the RMS power of the first coupled output signal.
In more detail, the input detector 311 includes two matched RMS detectors biased by the same DC bias. One of the detectors receives the RF first coupled input signal, and outputs the measured power level to one input of the first differential amplifier 313. The other detector does not receive the first coupled input signal, and outputs a reference signal to the other input of the first differential amplifier 313. The first differential amplifier 313 therefore outputs an amplified signal that is representative of the power level of the first coupled input signal. The output detector 312 and second differential amplifier 314 are arranged similarly to the input detector 311 and first differential amplifier 313. However, in other embodiments other arrangements may be used to detect power levels of the first coupled input signal and first coupled output signal.
In the present embodiment, the gain control loop 310 further comprises a scaling amplifier 315 coupled to an output of the first differential amplifier 314. The scaling amplifier is configured to amplify the signal from the first differential amplifier 314, to account for any mismatch between the input detector 311 and the output detector 312. That is, if the input detector 311 and output detector 312 are not matched, each detector may output a different voltage for any given signal power level. Alternatively, matched detectors may be used as the input and output detectors 311, 312, in which case the scaling amplifier 315 may be omitted.
Although in the present embodiment an amplifier is provided as a means for scaling the signal produced by one of the detectors, in other embodiments alternative scaling means may be used. Instead of amplifying the signal from one of the detectors, the scaling means could be arranged to pull down the output of one of the differential amplifiers 313, 314 by a suitable amount, for example using a resistive divider, to compensate for any mismatch between the detectors. Also, although in
Continuing with reference to
In summary, the gain control loop 310 is configured to control the gain control module 302 based on a difference in power between the first coupled input signal and the first coupled output signal. Although one structure of the gain control loop 310 is shown in
As shown in
In this way, the second coupled input signal and the second coupled output signal arriving at the coupler 322 at any point in time are controlled to correspond to the same part of the original RFIN signal. That is, the delay line 321 in the phase control loop 320 is arranged to delay the first signal before the error signal is obtained by the coupler 322, such that the delayed first signal and the second signal used to obtain the error signal correspond to the same part of the input signal RFIN. Therefore the phase control loop 320 may be referred to as a feed-forward loop, since the second coupled input signal is “fed forward” and compared against the corresponding portion of the output RFOUT signal.
A signal path from the second input coupler 305 to the coupler 322 via the delay line 321 may be referred to as a “feed-forward path”. As described above, the signal path through the phase control module 303, gain control module 302, and power amplifier 301 to the second output coupler 307 may be referred to as the “through path”, and a signal path from the second output coupler 307 to the coupler 322 may be referred to as the “coupled-through path”. The delay line 321 is therefore configured such that the electrical length of the feed-forward path is substantially the same as the combined electrical lengths of the through path and the coupled-through path. In the present embodiment, the delay line 321 is physically embodied as a length of coaxial cable having an appropriate physical length to achieve the required delay. However, other arrangements may be used in other embodiments.
In the present embodiment, the phase control loop 320 is configured such that when the amplified RFOUT signal output by the power amplifier 301 has the correct phase, the second coupled input signal and second coupled output signal arrive at the coupler 322 in-phase. The coupling factors of the second input coupler 305 and second output coupler 307 may be chosen such that when the power amplifier 301 is operating at the desired gain, the second coupled input signal and second coupled output signal have the same power level. Alternatively, an attenuator may be used to pull down the second coupled input signal or the second coupled output signal to the correct power level.
The coupler 322 is a 180° coupler, and therefore when the second coupled input signal and second coupled output signal are combined in the coupler 322, they will cancel at an output of the coupler 322 if amplified RFout signal outputted from the power amplifier 301 has the correct phase. In effect, the phase control loop 320 is arranged to subtract the second coupled input signal from the second coupled output signal to obtain a difference between the two signals, as an error signal. However, if the RFOUT signal does not have the correct phase, the second coupled output signal will not be in-phase with the second coupled input signal as they arrive at the coupler 322. In this case, the signals will not completely cancel, and the amplitude of the error signal output by the coupler 322 is representative of the phase difference between the signals. The phase control loop 320 can therefore detect whether the phase of the RFOUT signal is offset from the desired value, for example as a result of nonlinear phase distortions introduced by the power amplifier 301.
The error signal output by the coupler 322 is sent to a detector 323, which may be an RMS detector similar to the input detector 311 and output detector 312 of the gain control loop 310. The detector 323 measure the power level of the error signal, and outputs a signal representing the measured power to a processor 324. The processor is configured to adjust a phase adjustment applied to the RFIN signal by the phase control module 303, so as to minimise the error signal power level measured by the detector 323.
Although in the present embodiment, an error signal is obtained by taking the difference between the coupled input and output signals, in other embodiments the phase control loop 320 may be configured to add the coupled signals together to produce the error signal. For example, the second coupled input signal and second coupled output signal could be arranged to be in-phase when they arrive at the coupler 322, such that the signals add together instead of cancelling. In this case, the processor can be arranged to vary the phase applied to the RFIN signal so as to maximise the measured power of the error signal.
As described above, using separate control loops to control the gain and phase applied to the RFIN signal offers the advantage that the processing algorithm can be simplified in comparison to a conventional control system, since each control loop only deals with a single variable. Therefore a control system such as the one shown in
Although in the embodiment of
In the embodiment shown in
Referring now to
Referring now to
Preferably, the input and output detectors of the gain control loop should be RMS detectors. However, if the detectors are not good RMS detectors, a limiter can be used to clip the input signal RFIN before the signal reaches the first input coupler. In more detail, when the RFIN signal has a high peak-to-average ratio (PAR), the amplified signal RFOUT produced by the power amplifier can become clipped when the amplifier is driven to a high gain level. In this event the RFOUT signal will have a lower PAR than the RFIN signal, and accordingly the first coupled output signal will have a lower PAR than the first coupled input signal. If the input and output detectors are not good RMS detectors, the detectors may give a different measured power for signals having a different PAR, even when the RMS power of the signals is the same. Therefore when the RFOUT signal is clipped relative to the RFIN signal and the detectors are not good RMS detectors, different power levels may be measured by the input and output detectors even when the signals have the same RMS power level. This can result in the gain control being incorrectly applied.
To compensate for this, embodiments of the present invention in which the detectors are not good RMS detectors may further include a limiter coupled to an input of the first input coupler. The limiter is configured to clip the RFIN signal to the same extent as the RFOUT signal is clipped by the power amplifier. Accordingly, the first coupled input signal and first coupled output signal are clipped to the same extent, and the gain control error can be avoided.
A further embodiment of the present invention will now be described with reference to
A detailed description of the operation of the feed-forward control loop 720 will be omitted to maintain brevity, since the error signal is obtained in a similar manner as in the embodiment of
Referring now to
Referring now to
In comparison with the embodiment of
In more detail, when a conventional open-loop control system is used to control the gain and phase, the gain error can only be controlled to within a range of ±2 dB, as shown in
Similarly, when the conventional open-loop control system is used to control both gain and phase, the phase error can only be controlled to within a range of ±20°, as shown in
The results shown in
Although embodiments of the present invention have been described in relation to controlling GaN power amplifiers that exhibit hysteresis-like memory effects, other embodiments may be used to control power amplifiers that do not exhibit such memory effects, for example GaAs-based devices. In these cases, a control system according to the present invention may still offer an advantage over the conventional open-loop control system of
Additionally, embodiments of the present invention have been described in which the gain control loop monitors both the input and output signals. However, some embodiments may be configured for use in applications where the input signal has a known constant power, and in such embodiments the gain control loop can determine a current gain of the amplified signal without monitoring the input signal, since the power level of the input signal is already known.
Furthermore, embodiments of the present invention have been described in which the power levels of signals derived from the input and output signals are measured. This can allow the use of low-power detectors even when the input and/or amplified signals are high-power signals. Alternatively, in some embodiments the power levels of the input and/or amplified signals may be directly detected, in which case the first and/or second couplers and first and/or second detectors of
Whilst certain embodiments of the present invention have been described above, the skilled person will understand that many variations and modifications are possible without departing from the scope of the invention as defined by the accompanying claims. In particular, any feature of any described embodiment may be used in conjunction with any feature of any other embodiment.
Patent | Priority | Assignee | Title |
10651809, | Oct 10 2011 | Astrium Limited | Control system for a power amplifier |
Patent | Priority | Assignee | Title |
5101172, | Dec 26 1989 | Mitsubishi Denki Kabushiki Kaisha | Linear amplifier |
5276921, | Oct 19 1990 | Matsushita Electric Industrial Co., Ltd. | Transmitter with nonlinearity correction circuit |
5307020, | Mar 22 1991 | Thomson-CSF | Phase comparator device with wide dynamic range |
5455537, | Aug 19 1994 | Radio Frequency Systems, Inc. | Feed forward amplifier |
5528196, | Jan 06 1995 | Intel Corporation | Linear RF amplifier having reduced intermodulation distortion |
5675288, | Jul 08 1994 | Alcatel Espace | Method of linearizing a non-linear amplifier, linearization circuit and amplifier including a circuit of this kind |
5742201, | Jan 30 1996 | Intel Corporation | Polar envelope correction mechanism for enhancing linearity of RF/microwave power amplifier |
5912586, | Dec 23 1997 | Google Technology Holdings LLC | Feed forward amplifier with digital intermodulation control |
6002300, | Aug 22 1997 | NOKIA SIEMENS NETWORKS GMBH & CO KG | Control system for the linearization of an amplifier circuit |
6043707, | Jan 07 1999 | Google Technology Holdings LLC | Method and apparatus for operating a radio-frequency power amplifier as a variable-class linear amplifier |
6091298, | Aug 27 1998 | Apple Inc | Linear amplifier arrangement |
6385436, | Nov 05 1998 | Mitsubishi Denki Kabushiki Kaisha | Distortion compensation circuit |
6600370, | Aug 11 2001 | Electronics and Telecommunications Research Institute | Intermodulation signal detector |
6714073, | Mar 15 2002 | HITACHI KOKUSAI ELECTRIC INC. | Predistortion type distortion compensation amplification apparatus |
6972622, | May 12 2003 | CommScope Technologies LLC | Optimization of error loops in distributed power amplifiers |
7088968, | Dec 12 2001 | Intel Corporation | Method and polar-loop transmitter with origin offset for zero-crossing signals |
7113035, | Jan 30 2004 | Renesas Electronics Corporation | Electronic circuit |
7541868, | May 31 2007 | CommScope Technologies LLC | Delay modulator pre-distortion circuit for an amplifier |
7663436, | Jun 30 2005 | Fujitsu Limited | Power amplifier with distortion compensation circuit |
7761065, | Feb 03 2006 | QUANTANCE, INC | RF power amplifier controller circuit with compensation for output impedance mismatch |
8238853, | Feb 03 2006 | Quantance, Inc. | Amplitude error de-glitching circuit and method of operating |
8260225, | Feb 03 2006 | Quantance, Inc. | Power amplifier controller circuit |
20050168282, | |||
20080094139, | |||
EP1063825, | |||
EP1777813, | |||
JP2003051722, | |||
JP2011145158, | |||
JP6278902, | |||
JP8186451, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 06 2014 | GOSS, MARTIN | Astrium Limited | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 042611 | /0338 | |
Apr 24 2017 | Astrium Limited | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Nov 24 2021 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Date | Maintenance Schedule |
Jun 05 2021 | 4 years fee payment window open |
Dec 05 2021 | 6 months grace period start (w surcharge) |
Jun 05 2022 | patent expiry (for year 4) |
Jun 05 2024 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 05 2025 | 8 years fee payment window open |
Dec 05 2025 | 6 months grace period start (w surcharge) |
Jun 05 2026 | patent expiry (for year 8) |
Jun 05 2028 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 05 2029 | 12 years fee payment window open |
Dec 05 2029 | 6 months grace period start (w surcharge) |
Jun 05 2030 | patent expiry (for year 12) |
Jun 05 2032 | 2 years to revive unintentionally abandoned end. (for year 12) |