A method for producing a semiconductor piece includes forming a first groove portion of a front-surface-side groove by anisotropic dry etching from a front surface of a substrate, forming a second groove portion of the front-surface-side groove, the second groove portion being located below and in communication with the first groove portion and having a width wider than a width of the first groove portion, and thinning the substrate from a back surface of the substrate up to the second groove portion. The second groove portion is formed by changing an etching condition of the anisotropic dry etching during the formation of the front-surface-side groove so that the width of the second groove portion is wider than the width of the first groove portion.
|
3. A method for producing a semiconductor piece, the method comprising:
forming a first groove portion by a first anisotropic dry etching from a front-surface side of a substrate;
forming a second groove portion so as to be located below and in communication with the first groove portion; and
thinning the substrate from a back surface of the substrate up to the second groove portion,
wherein the second groove portion is formed by changing an etching condition to a second anisotropic dry etching that can form a wider groove than the first anisotropic dry etching can.
1. A method for producing a semiconductor piece, the method comprising:
forming a first groove portion of a front-surface-side groove by anisotropic dry etching from a front surface of a substrate;
forming a second groove portion of the front-surface-side groove, the second groove portion being located below and in communication with the first groove portion and having a width wider than a width of the first groove portion; and
thinning the substrate from a back surface of the substrate up to the second groove portion,
wherein the second groove portion is formed by changing an etching condition of the anisotropic dry etching during the formation of the front-surface-side groove so that the width of the second groove portion is wider than the width of the first groove portion.
4. A method for producing a semiconductor piece, the method comprising:
forming a first groove portion of a front-surface-side groove by dry etching from a front surface of a substrate;
forming a second groove portion of the front-surface-side groove, the second groove portion being located below and in communication with the first groove portion and having a width wider than a width of the first groove portion;
attaching a holding member having an adhesive layer to the front surface on which the front-surface-side groove is formed;
thinning the substrate from a back surface of the substrate up to the second groove portion; and
after the thinning of the substrate, detaching the holding member from the front surface,
wherein the second groove portion is formed by changing an etching condition of the dry etching during the formation of the front-surface-side groove so that the width of the second groove portion is wider than the width of the first groove portion, and
the front-surface-side groove does not have an edge between the first groove portion and the second groove portion and has a shape in which an angle of a sidewall of the front-surface-side groove gradually changes from the first groove portion to the second groove portion.
2. The method for producing a semiconductor piece according to
wherein the method further comprises forming a protective film that protects a groove sidewall,
wherein, in the anisotropic dry etching, a gas for the forming the protective film that protects the groove sidewall, the gas being contained in an etchant gas, flows at a first flow rate, and
wherein the second groove portion is formed by changing the first flow rate of the gas to a second flow rate lower than the first flow rate during the formation the front-surface-side groove.
5. A method for designing an etching condition used in the method for producing a semiconductor piece according to
selecting, as an etching condition for forming the second groove portion in a mass production, an etching condition in which a flow rate of a gas for forming a protective film during the formation of the second groove portion is made to be lower than that during the formation of the first groove portion without completely stopping the gas in the case where a protective film formed during the formation of the first groove portion is perforated in an inlet portion of the first groove portion during the formation of the second groove portion by isotropic dry etching.
|
This application is based on and claims priority under 35 USC 119 from Japanese Patent Application No. 2014-182116 filed Sep. 8, 2014 and Japanese Patent Application No. 2015-106148 filed May 26, 2015.
(i) Technical Field
The present invention relates to a method for producing a semiconductor piece, a circuit board and an electronic device that include a semiconductor piece, and a method for designing an etching condition.
(ii) Related Art
An example of a method for increasing the number of semiconductor pieces that can be obtained from a single substrate is a method including forming a front-surface-side groove by etching from a front surface of a substrate, and thinning the substrate from a back surface of the substrate up to the front-surface-side groove to divide the substrate into plural semiconductor pieces.
According to an aspect of the invention, there is provided a method for producing a semiconductor piece, the method including forming a first groove portion of a front-surface-side groove by anisotropic dry etching from a front surface of a substrate, forming a second groove portion of the front-surface-side groove, the second groove portion being located below and in communication with the first groove portion and having a width wider than a width of the first groove portion, and thinning the substrate from a back surface of the substrate up to the second groove portion, in which the second groove portion is formed by changing an etching condition of the anisotropic dry etching during the formation of the front-surface-side groove so that the width of the second groove portion is wider than the width of the first groove portion.
Exemplary embodiments of the present invention will be described in detail based on the following figures, wherein:
A method for producing a semiconductor piece according to an exemplary embodiment of the invention is applicable to, for example, a method for producing individual semiconductor pieces (semiconductor chips) by dividing (into pieces) a substrate-like member, such as a semiconductor wafer, on which plural semiconductor elements are formed. Examples of the semiconductor elements formed on the substrate include, but are not particularly limited to, light-emitting elements, active elements, and passive elements. For example, the method according to an exemplary embodiment of the invention is applicable to a method for isolating semiconductor pieces including light-emitting elements from a substrate. The light-emitting elements may each be, for example, a surface-emitting semiconductor laser, a light-emitting diode, or a light-emitting thyristor. One semiconductor piece may include a single light-emitting element or may include plural light-emitting elements arranged in the form of an array. Furthermore, one semiconductor piece may include a driving circuit that drives such a single or plural light-emitting elements. Examples of the substrate include, but are not limited to, substrates composed of silicon, SiC, a compound semiconductor, or sapphire. The substrate may be composed of another material as long as the substrate is a substrate including at least a semiconductor (hereinafter, collectively referred to as a “semiconductor substrate”). An example of the substrate is a group III-V compound semiconductor substrate, such as a GaAs substrate, on which a light-emitting element such as a surface-emitting semiconductor laser or a light-emitting diode is formed.
In the description below, a method including forming plural light-emitting elements on a semiconductor substrate and isolating individual semiconductor pieces (semiconductor chips) from the semiconductor substrate will be described with reference to the drawings. It is to be noted that the scale and the shape in the drawings are emphasized in order to easily understand features of the invention and are not necessarily the same as the scale and the shape of actual devices.
In the step of forming light-emitting elements (S100), as illustrated in
After the formation of the light-emitting elements is completed, a resist pattern is formed on the front surface of the semiconductor substrate W (S102). As illustrated in
Next, fine grooves are formed on the front surface of the semiconductor substrate W (S104). As illustrated in
By using anisotropic dry etching, the fine groove 140 is formed so as to have a narrow width and a large depth compared with the case where the fine groove 140 is formed using a dicing blade having a small thickness. Furthermore, the effects of vibrations, a stress, etc. on the light-emitting elements 100 near the fine groove are suppressed compared with the case where a dicing blade is used. The width Sa of the substrate-front-surface side of the fine groove 140 is substantially the same as the width of an opening formed in the resist pattern 130. The width Sa is, for example, several micrometers to ten-odd micrometers. The depth of the fine groove 140 is, for example, about 10 to 100 μm. The fine groove 140 is formed so that at least the depth thereof is larger than a depth in which a functional element such as a light-emitting element is formed. In the case where the fine groove 140 is formed using a typical dicing blade, the interval S of the cutting regions 120 is determined as a total of a groove width of the dicing blade and a margin width in which the amount of chipping is considered and thus is large, namely, about 40 to 60 μm. In contrast, in the case where the fine groove 140 is formed by a semiconductor process, not only the groove width is narrow, but also a margin width for cutting is narrow compared with the case where the fine groove 140 is formed using a dicing blade. In other words, since the interval S of the cutting regions 120 is small, the number of semiconductor pieces obtained is increased by arranging light-emitting elements on a wafer at a high density. In the present exemplary embodiment, the term “front-surface side” refers to a side of a surface on which functional elements such as light-emitting elements are formed, and the term “back-surface side” refers to a side of the opposite surface.
Next, the resist pattern is stripped (S106). As illustrated in
Next, the semiconductor substrate W is reversed, and an ultraviolet-curable dicing tape is attached to the front surface of the substrate (S108). As illustrated in
Next, the back surface of the substrate is ground by back-grinding (machining), thereby thinning the substrate (S110). The thinning by back-grinding is performed until the fine grooves 140 are exposed as illustrated in
Next, the semiconductor substrate W is reversed, the dicing tape 160 attached to the front surface of the substrate is irradiated with ultraviolet (UV) light, and an expanding tape is attached to the back surface of the substrate (S112). As illustrated in
Next, the dicing tape is detached, and the expanding tape is irradiated with ultraviolet light (S114). As illustrated in
The expanding tape 190 is irradiated with ultraviolet light 200 to cure an adhesive layer thereof. Subsequently, picking and die-mounting of a divided semiconductor piece are performed (S116). As illustrated in
Next, a description will be made of mounting (die-mounting) of a semiconductor chip divided into a piece in the steps of the present exemplary embodiment.
Next, mounting of the semiconductor chip on a circuit board will be described. First, as a comparative embodiment, mounting of a substantially rectangular parallelepiped semiconductor chip whose side surfaces have a vertical shape will be described.
The back surface 16 of the semiconductor chip 10 is bonded with an adhesive 22 applied onto a surface of a circuit board 20. When the semiconductor chip 10 is mounted on the circuit board 20, the semiconductor chip 10 is pressed with a certain amount of force onto the circuit board 20. Consequently, part of the viscous adhesive 22 protrudes laterally from the back surface 16. In this case, a distance of the adhesive 22 protruding from a side surface of the semiconductor chip in a direction perpendicular to the side surface is represented by a protrusion distance d. An actual plane occupancy area necessary for surface mounting of the semiconductor chip 10 is not equal to the size of the back surface 16 but to the size when the protrusion distance d of the adhesive 22 is taken into account. Specifically, the plane occupancy area is increased by an amount corresponding to the protrusion distance d. In order to reduce costs, it is desirable to reduce chip size. However, even if chip size is reduced, when the protrusion distance d of the adhesive 22 is large, the plane occupancy area cannot be decreased. Therefore, the effect due to the reduction in chip size cannot be sufficiently realized. For example, in a device in which plural semiconductor chips are arranged on a circuit board either linearly or in a zigzag manner, the reduction in size and the reduction in thickness of the device are not sufficiently achieved unless the plane occupancy area is reduced.
Next, various structural examples of the fine groove that are applicable to the present exemplary embodiment will be described. The fine groove 140 according to the present exemplary embodiment is processed so that a width of the bottom thereof is broadened in a direction parallel to a surface of the substrate.
A fine groove 500A illustrated in
A fine groove 500B illustrated in
A fine groove 500C illustrated in
As illustrated in
Next, the step of thinning a substrate by back-grinding will be described. In back-grinding, the back surface of the substrate is ground, and the substrate is processed to have a thickness such that the fine groove 140 is exposed. The thickness of the substrate may be selected so that the area of the back surface of the semiconductor chip is optimized in accordance with the shapes of the fine grooves illustrated in
Next, a description will be made of a fine groove that is effective for suppressing a residue of an adhesive layer of a dicing tape, the residue remaining during the detachment of the dicing tape. Regarding the shape of the first groove portion of the fine groove, the adhesive layer does not easily remain in a groove having a vertical shape illustrated in any of
Next, a residue of the adhesive layer that remains during the detachment of the dicing tape will be described with reference to
After the grinding with the grindstone 170 is completed, an expanding tape 190 is attached to a back surface of the substrate. The dicing tape 160 is irradiated with ultraviolet light 180. The adhesive layer 164 that has been irradiated with ultraviolet light is cured, and adhesion of the adhesive layer 164 is lost. As illustrated in
In this case, an adhesive layer 164a that has reached inside of the fine groove 30 tends to be uncured because part of the adhesive layer 164a is not sufficiently irradiated with ultraviolet light. The uncured adhesive layer 164 has adhesiveness. Accordingly, when the adhesive layer 164 is detached from the front surface of the substrate, the uncured adhesive layer 164a may cut, and consequently, the adhesive layer 164a may remain in the fine groove 30 or may adhere to the front surface of the substrate again and remain. Even if the adhesive layer 164a is in a cured state, since the adhesive layer 164a has reached deeply the narrow fine groove, the adhesive layer 164a may be torn by a stress during the detachment and remain. If a residual adhesive layer 164b adheres to a surface of a light-emitting element again, the amount of light emitted from the light-emitting element decreases, and the light-emitting element is considered to be a defective element, resulting in a decrease in the yield. Similarly, in the case of a semiconductor chip other than a light-emitting element, other adverse effects are assumed. For example, due to the presence of the residue of the adhesive layer 164b, the semiconductor chip may be determined to be defective in an appearance inspection of the chip or the like. For these reasons, residues of the adhesive layers 164a and 164b that remain on the front surface of the substrate during the detachment of the dicing tape are not desirable.
In order to suppress such a residue of an adhesive layer that remains during the detachment of the dicing tape, the shape of the first groove portion of the fine groove may be a forward-tapered shape in which the width gradually decreases from the front surface to the back surface of the substrate, as illustrated in
Next, a shape that is more effective for suppressing the residue of an adhesive layer than the groove shape illustrated in
The fine grooves 500, 500A, 500B, and 500C illustrated in
Next, a method for producing a fine groove of the present exemplary embodiment will be described.
A first groove portion 510 is formed on the surface of the substrate by anisotropic dry etching using the photoresist 700 as an etching mask. For example, inductively coupled plasma (ICP) is used in a reactive ion etching (RIE) apparatus. Regarding etching conditions, for example, the power of the inductively coupled plasma (ICP) is 500 W, the bias power is 50 W, the pressure is 3 Pa, the etchant gas includes Cl2=150 sccm, BCl3=50 sccm, and C4F8=20 sccm, and then etching time is 20 minutes. As is publicly known, by adding a CF-based gas, a protective film 720 is formed on the sidewalls at the same time of the etching. Radicals and ions are generated by plasma of reaction gases. The sidewalls of the groove are attacked only by the radicals but are not etched because of the presence of the protective film 720. In contrast, the protective film on the bottom is removed by the ions that are perpendicularly incident. The portion from which the protective film is removed is etched by the radicals. Therefore, anisotropic etching is achieved.
Next, isotropic etching is performed by changing the etching conditions. For example, in the present exemplary embodiment, the supply of C4F8 having a function of forming the sidewall protective film 720 is stopped. The power of the inductively coupled plasma (ICP) is 500 W, the bias power is 50 W, the pressure is 3 Pa, the etchant gas includes Cl2=150 sccm and BCl3=50 sccm, and the etching time is 10 minutes. Since the supply of C4F8 is stopped, the sidewall protective film 720 is not formed. Thus, isotropic etching is achieved on the bottom of the first groove portion 510. As a result, a second groove portion 520 is formed below the first groove portion 510. The second groove portion 520 has spherical side surface and reverse surface that extend from the width Sa1 of the first groove portion 510 in a lateral direction and in a downward direction. The etching conditions described above are merely an example and may be appropriately changed in accordance with the width, the depth, the shape, and the like of the fine groove.
In order to form the shape illustrated in
Next, a description will be made of appropriate use of a case where a gas for forming a protective film is stopped and a case where the flow rate of the gas is reduced without stopping the gas in the step of forming the second groove portion. In the case where the gas for forming a protective film is stopped, so-called isotropic dry etching is performed. A groove formed in this case has a larger width than that in the case where the second groove portion is formed by anisotropic etching. When a groove having a larger width is formed, the area of the back surface of a semiconductor chip is further reduced. However, in the case where the second groove portion is formed by isotropic dry etching, a protective film that protects a sidewall is not newly formed on the first groove portion in addition to the second groove portion. Therefore, the protective film that has been formed on the sidewalls of the first groove portion is only etched by isotropic dry etching. Accordingly, if the protective film formed on the first groove portion does not have a sufficient thickness, during the formation of the second groove portion by isotropic dry etching, the protective film of the first groove portion may be perforated, and an unintended semiconductor layer may also be etched. In particular, such a phenomenon easily occurs in an inlet portion of a groove (in a range of a depth of about 10 μm from the inlet of a groove) because a fresh gas is easily supplied to the inlet portion as compared with a bottom portion of the groove.
In general, elements such as light-emitting elements and active elements, and peripheral functional portions such as wiring are formed on the front surface of a substrate, that is, also in the vicinity of an inlet portion of a groove. In order to suppress adverse effects on these elements and the like, it is necessary that an unintended semiconductor layer be not etched in the inlet portion of the first groove portion. Therefore, in the case where the protective film of the first groove portion is perforated during the formation of the second groove portion by isotropic dry etching, the gas for forming a protective film is not completely stopped but the flow rate of the gas is only decreased during the formation of the second groove portion. Thus, etching conditions are selected so that the protective film of the first groove portion is not perforated, even though the groove width of the second groove portion is somewhat decreased.
Specifically, at the stage of design, if a hole is formed in an inlet portion of the first groove portion, and an unintentional semiconductor layer is etched during the formation of the second groove portion by isotropic dry etching, etching conditions in a mass production are selected in which a gas for forming a protective film is not completely stopped but the flow rate of the gas is only decreased during the formation of the second groove portion. In this manner, an unintentional semiconductor layer is prevented from being etched in the inlet portion of the first groove portion by designing the etching conditions so that the second groove portion is formed in a range in which a hole is not formed in the inlet portion of the first groove portion.
A method for producing a fine groove of the present exemplary embodiment has been described. The following modifications may also be made. The structure of the front-surface-side groove is not particularly limited as long as the front-surface-side groove includes at least a first groove portion and a second groove portion. Therefore, for example, a third groove portion and a fourth groove portion may be provided between the first groove portion and the second groove portion or at a position closer to the back-surface side of the substrate than the second groove portion. These groove portions may be formed by a third anisotropic or isotropic dry etching or a fourth anisotropic or isotropic dry etching. The second groove portion does not necessary have a width wider than the width of the lowest portion of the first groove portion. The reason for this is as follows. In the case where, for example, the first groove portion has a shape in which a width gradually decreases toward the back surface of the substrate, by changing the conditions of dry etching so that the degree of decrease in the width decreases, the area on the back-surface side becomes smaller than that in the case where the front-surface-side groove is formed by single anisotropic dry etching.
Exemplary embodiments of the present invention have been described in detail. The exemplary embodiments, and functions and structures disclosed in the exemplary embodiments may be combined as long as the operations and effects thereof are not inconsistent. The present invention is not limited to specific exemplary embodiments. Various modifications and changes may be made within the gist of the present invention described in the following claims.
Ono, Kenichi, Komagata, Shogo, Murata, Michiaki, Otsuka, Tsutomu, Ikoma, Hideyuki
Patent | Priority | Assignee | Title |
11150409, | Dec 27 2018 | ORCA COMPUTING LIMITED | Saw assisted facet etch dicing |
11215755, | Sep 19 2019 | ORCA COMPUTING LIMITED | Low loss, polarization-independent, large bandwidth mode converter for edge coupling |
11309965, | Jul 15 2019 | ORCA COMPUTING LIMITED | Efficiently combining multiple taps of an optical filter |
11330464, | Jul 16 2016 | GENXCOMM, INC | Interference cancellation methods and apparatus |
11469821, | Dec 13 2015 | GenXComm, Inc. | Interference cancellation methods and apparatus |
11539394, | Oct 29 2019 | GENXCOMM, INC | Self-interference mitigation in in-band full-duplex communication systems |
11796737, | Aug 10 2020 | ORCA COMPUTING LIMITED | Co-manufacturing of silicon-on-insulator waveguides and silicon nitride waveguides for hybrid photonic integrated circuits |
11838056, | Oct 25 2021 | ORCA COMPUTING LIMITED | Hybrid photonic integrated circuits for ultra-low phase noise signal generators |
ER699, |
Patent | Priority | Assignee | Title |
7897485, | Feb 04 2008 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Wafer processing including forming trench rows and columns at least one of which has a different width |
JP2009135348, | |||
JP410554, | |||
JP61267343, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 10 2015 | ONO, KENICHI | FUJI XEROX CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036271 | /0068 | |
Jul 10 2015 | IKOMA, HIDEYUKI | FUJI XEROX CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036271 | /0068 | |
Jul 10 2015 | KOMAGATA, SHOGO | FUJI XEROX CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036271 | /0068 | |
Jul 10 2015 | MURATA, MICHIAKI | FUJI XEROX CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036271 | /0068 | |
Jul 10 2015 | OTSUKA, TSUTOMU | FUJI XEROX CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 036271 | /0068 | |
Aug 06 2015 | Fuji Xerox Co., Ltd. | (assignment on the face of the patent) | / | |||
Apr 01 2021 | FUJI XEROX CO , LTD | FUJIFILM Business Innovation Corp | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 058287 | /0056 |
Date | Maintenance Fee Events |
Nov 24 2021 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Date | Maintenance Schedule |
Jun 12 2021 | 4 years fee payment window open |
Dec 12 2021 | 6 months grace period start (w surcharge) |
Jun 12 2022 | patent expiry (for year 4) |
Jun 12 2024 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 12 2025 | 8 years fee payment window open |
Dec 12 2025 | 6 months grace period start (w surcharge) |
Jun 12 2026 | patent expiry (for year 8) |
Jun 12 2028 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 12 2029 | 12 years fee payment window open |
Dec 12 2029 | 6 months grace period start (w surcharge) |
Jun 12 2030 | patent expiry (for year 12) |
Jun 12 2032 | 2 years to revive unintentionally abandoned end. (for year 12) |