Patent
   D511701
Priority
Apr 06 2004
Filed
Sep 30 2004
Issued
Nov 22 2005
Expiry
Nov 22 2019
Assg.orig
Entity
unknown
0
5
n/a
The ornamental design for a phase detector, as shown and described.

FIG. 1 is a front view of a phase detector showing our new design;

FIG. 2 is a rear view thereof;

FIG. 3 is a top plan view thereof;

FIG. 4 is a bottom view thereof;

FIG. 5 is a left side view thereof;

FIG. 6 is a right side view thereof;

FIG. 7 is a perspective view thereof; and,

FIG. 8 is a rear side perspective view.

The broken line showing is for illustrative purposes only and forms no part of the claimed design.

Tanaka, Koichi, Usui, Takayuki

Patent Priority Assignee Title
Patent Priority Assignee Title
5473285, Dec 13 1993 Motorola, Inc. Method and apparatus for performing phase acquisition in an all digital phase lock loop
5485125, Mar 02 1994 U S PHILIPS CORPORATION Phase-locked oscillator arrangement
6327319, Nov 06 1998 NXP, B V F K A FREESCALE SEMICONDUCTOR, INC Phase detector with frequency steering
6340904, Feb 11 1997 Round Rock Research, LLC Method and apparatus for generating an internal clock signal that is synchronized to an external clock signal
6346839, Apr 03 2000 Promos Technologies Inc Low power consumption integrated circuit delay locked loop and method for controlling the same
///
Executed onAssignorAssigneeConveyanceFrameReelDoc
Sep 10 2004USUI, TAKAYUKIHIOKI DENKI KABUSHIKI KAISHAASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0158540845 pdf
Sep 10 2004TANAKA, KOICHIHIOKI DENKI KABUSHIKI KAISHAASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0158540845 pdf
Sep 30 2004HIOKI DENKI KABUSHIKI KAISHA(assignment on the face of the patent)
n/a
Date Maintenance Fee Events


n/a
Date Maintenance Schedule