A white balance control system which has two amplifiers for red and blue video signals, two memory circuits for selecting the gains of the amplifiers in response to signals applied thereto, and two comparator circuits for comparing a green video signal with the red and blue video signals, respectively. The compared signals are respectively applied to the memory circuits selectively.
|
1. A white balance control system comprising a first gain control circuit , and means for applying a first color video signal to the first gain control circuit , ; a second gain control circuit , and means for applying a second color video signal to the second gain control circuit , means for applying a third color video signal, means for producing a first color difference signal,; means for producing a first and second color difference signal between the first color video signal as received from the first gain control circuit and the third color video signal, means for producing a second color difference signal between the second color video signal as received from the second gain control circuit and the third color video signal, video signals and means for applying a third color video signal to said last-named means, said first and second gain control circuits being connected to said last-named means; a first memory circuit connected to said first gain control circuit for controlling the first gain control circuit , ; a second memory circuit connected to said second gain control circuit for controlling the second gain control circuit, said first and second memory circuits respectively comprising first and second capacitors connected to have signals derived from said first and second color difference signals, respectively, applied thereto, and field effect transistors having gate electrodes connected to said capacitors to memorize the signals applied to said capacitors; and means for selectively applying the first and second color difference video signals to the first and second memory circuits, respectively, the first and second memory circuits storing the color difference signals applied thereto for maintaining constant the gains of the first and second gain control circuits.
2. A white balance control system as claimed in
transistors. 3. A white balance control system as claimed in claim 2 1 wherein the field effect transistors are of the connected as source follower connection followers and supply their source voltages to the respective gain control circuits. 4. A white balance control system as claimed in claim 1 wherein the first, second and third color video signals are each any one of red, blue and green signals. . A white balance control system as claimed in claim 4 wherein the first and second color difference video signal producing means are first and second subtraction circuits , respectively. 6. A white balance control system as claimed in claim 4 which is provided with comprising a first gain control circuit and means for applying a first color video signal to the first gain control circuit; a second gain control circuit and means for applying a second color video signal to the second gain control circuit; a matrix circuit for producing R-Y and B-Y color difference signals , and means for applying a third color video signal to said matrix circuit, said first and second gain control circuits being connected to said matrix circuit; a first memory circuit connected to said first gain control circuit for controlling the first gain control circuit; a second memory circuit connected to said second gain control circuit for controlling the second gain control circuit; and means for selectively applying the R-Y and B-Y signals being supplied to the first and second memory circuits, respectively, the first and second memory circuits storing the color difference signals applied thereto for maintaining constant the gains of the first and second control circuits. 7. A white balance control system as claimed in claim 6 wherein the first and second memory circuits are each provided with comprises a clamp circuit and an integration circuit. 8. A white balance control system as claimed in claim 1 wherein the color difference video signal applying means are actuated when the image of a white object is picked up said first, second, and third color video signals are related to each other in magnitude in correspondence with a predetermined white level ratio. |
1. Field of the Invention
This invention relates to a white balance control system, and more particularly to a system for easy and accurate control of the white balance of the video signal of color television cameras.
2. Description of the Prior Art
In color television cameras-follower form and the memory capacitor C1 is connected between its gate and ground. With such an arrangement, the gate input impedance of the FET Q1 is approximately 1010 ohms and, when the capacitor C1 is supplied with charge through the manual switch S1 (S2), the capacitor C1 stores the charge for a long time and memorizes its level.
The source output of the FET Q1 is applied to the gain control circuit 3a (3b), which is, for example, a diffierential amplifier - type gain control circuit consisting of transistors Q2, Q3 and Q4 and in which the base of the transistor Q2 is supplied with the source output of the FET Q1.
Thus, the polarities of the compared outputs of the subtraction circuits 5a and 5b are selected in accordance with the level difference of the color video signals applied thereto. In the red signal system, the polarity of the compared output of the subtraction circuit 5a is selected such that, when the level of the red signal R is lower than that of the green signal G, the amplification degree of the gain control circuit 3a is increased by the compared output of the subtraction circuit 5a to raise the level of the red signal R applied to the matrix circuit 2. Conversely, when the level of the red signal R exceeds that of the green signal G, the amplification degree of the gain control circuit 3a is decreased to lower the level of the red signal R fed to the matrix circuit 2. Similarly, in the blue signal system, the polarity of the compared output of the subtraction circuit 5b is selected so that, when the blue signal B is lower in level than the green signal G, the amplification degree of the gain control circuit 3b is increased and that in the opposite case it is decreased. Thus, the outputs of both gain control circuits 3a and 3b are controlled so that all the color signals R, G and B supplied to matrix 2 will be at substantially the same level and this condition is memorized by the memory circuits 4a and 4b to maintain the amplification degrees of the gain control circuits 3a and 3b.
When the color television camera 1 picks up the image of an object which is reproduced in white in its entirety, the color signals derived at the output terminals TR, TG and TB should to be at the same level. If each color signal is different in level from the others, the red and blue signals R and B are simultaneously compared by the subtraction circuits 5a and 5b with the green signal G and the resulting compared outputs are respectively memorized in the memory circuits 4a and 4b by the closing operation of the switches S1 and S2. The gain control circuits 3a and 3b are controlled at the memorized level, by which the color signals R, G and B supplied to the matrix circuit 2 are rendered substantially equal in level to one another and are held at that level.
Consequently, in accordance with this invention the white balance in the camera can be adjusted and held in the adjusted condition only by closing the switches S1 and S2 while picking up the image of an object to be reproduced in white.
The white balance adjustment can be achieved by reducing, for example the color difference signal to zero. FIG. 3 is a circuit connection diagram of one example of such a method and FIG. 4 shows its principal circuit connections. The red and blue video signals derived from a color television camera 11 are applied to a matrix circuit 13 through gain control circuits 12a and 12b, while the green video signal is fed directly to the matrix circuit 13, from which are derived a luminance signal Y and color difference signals B-Y and R-Y. The color difference signal R-Y is supplied through a clamp circuit 14a, an integration circuit 15a and a switch S3 to a memory circuit 16a which controls the gain control circuit 12a. The other color difference signal B-Y is similarly applied through a clamp circuit 14b, an integration circuit 15b and a switch S4 to a memory circuit 16b which controls the gain control circuit 12b. The clamp circuits 14a and 14b are provided for eliminating a level change resulting from a change of the dark current in the image pickup tube.
In practice, the above circuits are constructed, for example, as shown in FIG. 4, in which case, however, an amplifier 17 consisting of transistors Q5 and Q6 is provided to amplify the color difference signal R-Y before it is applied to the clamp circuit 14a.
In the event that the image of a white object is picked up by the camera 11 and the switches S3 and S4 are turned on, the color difference signal R-Y amplified by the amplifier 17 is supplied to the clamp circuit 14a. A transistor Q7 of the clamp circuit 14a is switched on and off by a clamp signal applied to its base in synchronism with a horizontal synchronizing signal, thereby clamping the color difference signal R-Y at a voltage depending upon the collector voltage of a transistor Q8. The clamped color difference signal R-Y is integrated by the integration circuit 15a and is then applied through the switch S3 to the memory circuit 16a made up of a FET Q9 of the source follower connection.
In the event that the white balance of the output of the matrix circuit 13 is lost, a voltage corresponding to the color difference signal R-Y is charged and maintained by a capacitor C3 connected between the base gate of the FET Q9 and ground. Accordingly, the gain of the gain control circuit 12a consisting of transistors Q10, Q11 and Q12 is selected and even after the switch S3 has been turned off the selected gain is maintained. Since similar operations are also carried out in connection with the blue signal, white balance can be easily adjusted by a simultaneous operation of the switches S3 and S4 when required.
Although the present invention has been described in connection with the gain control circuits whose amplification degree is controlled, it is possible to use gain control circuits whose attenuation is controlled. Further, it will be readily understood that the memory circuits may be of other connection.
It will be apparent that many modifications and variations may be effected without departing from the scope of the novel concepts of this invention.
Shiono, Takashi, Kubota, Yasuharu
Patent | Priority | Assignee | Title |
4064529, | Jul 19 1976 | RCA Corporation | Apparatus for automatic color balancing of color television signals |
4219841, | Mar 07 1978 | Sony Corporation | White balance control circuit |
4274107, | Feb 28 1977 | Sony Corporation | Memory-type automatic adjustment system |
4595946, | Feb 02 1983 | Olympus Optical Company Ltd. | White balance control system including a fluorescent light ripple detector |
4819060, | Sep 08 1986 | VICTOR COMPANY OF JAPAN, LTD , 12, MORIYA-CHO 3-CHOME, KANAGAWA-KU, YOKOHAMA-SHI, KANAGAWA-KEN, JAPAN, A CORP OF JAPAN | Automatic white balance circuit for color TV cameras having means for interrupting whitening operation upon viewing mono-colored non-white object fields |
4860092, | Nov 09 1985 | Canon Kabushiki Kaisha | Color image signal processing circuit with white balance control and gain control |
4884128, | Jul 10 1985 | Canon Kabushiki Kaisha | Signal processing apparatus with independent gain control for chrominance and color signals |
Patent | Priority | Assignee | Title |
3457362, | |||
3479448, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Feb 14 1965 | Sony Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Date | Maintenance Schedule |
Apr 13 1979 | 4 years fee payment window open |
Oct 13 1979 | 6 months grace period start (w surcharge) |
Apr 13 1980 | patent expiry (for year 4) |
Apr 13 1982 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 13 1983 | 8 years fee payment window open |
Oct 13 1983 | 6 months grace period start (w surcharge) |
Apr 13 1984 | patent expiry (for year 8) |
Apr 13 1986 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 13 1987 | 12 years fee payment window open |
Oct 13 1987 | 6 months grace period start (w surcharge) |
Apr 13 1988 | patent expiry (for year 12) |
Apr 13 1990 | 2 years to revive unintentionally abandoned end. (for year 12) |