An amplifier having a combination of local series and shunt feedback to provide matched input and output impedances permitting cascading of a number of amplifiers or amplifiers and other devices without signal degradation.
|
1. An amplifier including a transistor having base, emitter and collector terminals, means for applying an input signal between the base and emitter terminals, and means for deriving an output signal between the collector and emitter terminals in which there is provided shunt feedback resistance means between the output and input means and resistance means in series with the emitter current path providing series feedback, said shunt feedback resistance means and series feedback resistance means being selected to provide predetermined and equal input and output impedances and a predetermined gain whereby said amplifier has a predetermined characteristic impedance determined solely by the square root of the product of said shunt and series feedback resistance means.
6. An amplifier having a characteristic impedance Ro wherein the signal source impedance Rb and the load impedance RL are substantially equal to each other and to Ro, said amplifier comprising a transistor having base, emitter and collector terminals, means for applying an input signal between the base and emitter terminals and means for deriving an output signal between the collector and emitter terminals in which there is provided shunt feedback resistance means between the output and input means and resistance means in series with the emitter current path providing series feedback, said shunt feedback resistance means and series feedback resistance means being selected to provide predetermined and equal input and output impedances and a predetermined gain independent of said equal input and output impedances wherein ##EQU6## and ##EQU7## where Rf = feedback resistance between collector and base of said transistor
Re = resistance in series with emitter lead of said transistor Rb = signal source impedance RL = load impedance Zin = input impedance Zout = output impedance I1 = input current I2 = output current I2 /I1 = gain in which Rf and Re are selected to provide the characteristic impedances:
Zin = Zout = Ro =.sqroot.Rf Re and the gain: ##EQU8## whereby the characteristic impedance of the circuit is determined by the product of Rf and Re and the gain of the circuit is independently determined by the ratio of Rf and Re. 2. An amplifier as in claim 1 6 including means connected between the base and collector terminals of said transistor for stabilizing the operating point of said transistor.
3. An amplifier as in
4. An amplifier as in
5. An amplifier as in
Re =resistance in series with emitter lead of said transistor Rb =signal source impedance Rl =load impedance Zin =input impedance Zout =output impedance I1 =input current I2 =output current I2 /i1 =gain in which Rf, Re, Rb and RL are selected to provide:
Zin =Zout =Ro and RL =Rb =Ro whereby Rf Re =R2o , the characteristic impedance and ##EQU5## the gain. |
|||||||||||||||||||
This is a continuation of application Ser. No. 633,961, now abandoned, filed Nov. 21, 1975, which in turn is a continuation of Ser. No. 223,032, filed Feb. 2, 1972, which is a reissue of Pat. No. 3,493,882.
This invention relates to unit amplifier which can be cascaded without suffering signal deterioration.
The use of local feedback loops in transistor amplifiers to reduce distortion, provide flat frequency response and stabilize operation is well known. The local feedback loops may comprise passive resistance means in series with the emitter terminal of a transistor connected as a common emitter amplifier (series feedback) or passive resistance means connected between the collector and base terminals of a transistor connected in an amplifier circuit (shunt feedback). Some amplifiers have employed a combination of series and shunt local feedback.
When several transistor amplifiers are cascaded and operated at very high frequencies, there is a loss in gain flatness and an increase in distortion due to impedance interaction between stages.
It is a general object of the present invention to provide a unit amplifier having combined series shunt local feedback to provide predetermined matched input-output impedance and gain.
It is another object of the present invention to provide a unit amplifier which may be cascaded with other unit amplifiers or devices such as filters, hybrids, mixers, limiters or the like without suffering degradation or attenuation of signal due to reflections caused by impedance mismatch.
The foregoing and other objects will become more clearly apparent from the following description taken in connection with the accompanying drawings.
Referring to the drawings:
FIG. 1 is a basic circuit diagram of a common emitter unit amplifier;
FIG. 2 is a detailed circuit diagram of a unit amplifier in accordance with the present invention; and
FIG. 3 shows the gain, voltage standing wave ratio (VSWR), output power capability and noise figure as a function of frequency for an amplifier in accordance with FIG. 2.
The basic A-C equivalent circuit of the unit amplifier is shown in FIG. 1. It includes transistor Q1 connected in a common emitter configuration, the line 11 indicating the common terminal. Input signals are applied to the base of the base of the transistor between the input terminal 12 and the common line 11. Resistor Rb represents the signal source impedance. The emitter terminal is connected to the common line 11 through emitter resistor Re which forms the local series feedback path. The collector of the transistor is connected to output terminal 16. A local resistor RL is connected between terminal 16 and the common line 11. A local shunt feedback resistor Rf is connected between the collector and base terminals of the transistor Q1.
The input impedance is represented by the arrow labelled Zin, while the output impedance is represented by the arrow labelled Zout.
The input and output impedances of the amplifier are given by the following expression: ##EQU1## The current gain if the amplifier is given by ##EQU2##
We have discovered that when the input and output impedances are equal
Zin =Zout =Ro and RL =Rb =Ro (4)
the product:
Rf Re =Ro2 (5)
and ##EQU3##
Therefore, the product Rf Re determines the characteristic input and output impedance of the circuit while the ratio Rf to Re determines the gain of the circuit. Therefore, the gain and characteristic impedance of the amplifier may be any specified arbitrary value.
With the output and input impedances matched, a number of amplifiers having the same impedance can be connected in cascade to provide high gain amplifiers without suffering appreciable degradation of signal due to mismatch. This is especially important anf RF frequencies where mismatch is typically reactive and results in variations in amplitude response. Thus, the amplifier may be considered a building block or module whose gain with frequency is constant for an arbitrary low frequency to an upper frequency determined solely by the capability of the active device used as the amplifier and at the high frequencies the physical configuration of the circuit. The modules may be manufactured in large quantity at economical prices using printed circuit techniques, hybrid techniques, monolithic fabrication techniques or flip-chip techniques. The amplifiers may also be combined with other modules such as attenuators, filters, hybrids, mixers or limiters having the same characteristic impedance to perform system functions.
FIG. 2 shows a wide band unit amplifier incorporating the present invention. Like reference numerals have been applied to parts which correspond to those in FIG. 1. The resistor Re comprises the parallel resistors R2, R3 and R4. A blocking capacitor C1 is connected between the input terminal 11 and the base of the transistor. The shunt capacitor C2 and the series inductance L1 provide compensation for the decrease in current gain of the transistor at high frequencies to provide a flat gain versus frequency response over a relatively broad band of frequencies. The capacitor C3 is a blocking capacitor and serves to block DC signals applied between the collector and base of the transistor from the output load RL. In the circuit shown, the transistor Q2 and associated circuit components serve to stabilize the operating point of transistor Q1. This allows the emitter of Q1 to be grounded directly through the emitter resistors which minimizes emitter lead inductance at the higher frequencies. The voltage drop in the resistor R8, due to the collector current in transistor Q1, is compared with the voltage drop in resistor R7, due to current flow in resistor R6, to vary the bias on the base of transistor Q2 and, therefore, the emitter collector current. This, in turn, controls the base current in transistor Q1. The resistor R1 isolates the base of Q1 from the collector capacitance of Q2. The resistor R9 provides a DC path for the collector current of Q1. An amplifier was constructed in accordance with the circuit of FIG. 2 in which the circuit components and voltages were as follows:
| ______________________________________ |
| Voltage volts + 12 |
| Transistors |
| Q1 A485 |
| Q2 2N3905 |
| Resistors |
| Ohms |
| Rb 50 |
| R1 2.2K |
| R2 16 |
| R3 16 |
| R4 100 |
| RL 50 |
| R5 270 |
| R6 6.8K |
| R7 3.3K |
| R8 220 |
| R9 220 |
| Capacitors |
| C1 picofarads |
| 1000 |
| C2 " 2 |
| C3 " 1000 |
| C4 microfarad |
| .01 |
| C5 picofarads |
| 470 |
| ______________________________________ |
L1 : 3 turn #26 wire wound at .090 D.
The curve of FIG. 3 shows the gain, voltage standing wave ratio (VSWR), output power capability (Pout), and noise frequency (NF) as a function of frequency for the amplifier. The amplifier provides a very flat gain characteristic with only 0.2 db gain variation with 10 db of gain over the frequency range of 10 mHz. to 480 mHz. Also of particular interest is the very low input and output VSWR-less than 1.1 at the input and less than 1.3 at the output up to 400 mHz.
Thus, it is seen that by using the principles of the present invention, by minimizing emitter lead inductance and by providing high frequency compensation consisting of C2 and L1, an amplifier module has been constructed which exhibits a very flat gain characteristic and whose input and output impedance are accurately matched to a desired characteristic impedance.
When the transistor runs at low current, the emitter resistor Re can consist entirely of the transistor emitter resistance, Re =26/Ie. This would provide advantages in low noise applications since the transistor would be running at low current and no external emitter resistor would be present to generate noise.
Thus, it is seen that there is provided an improved unit amplifier which can be cascaded to form high gain amplifiers or connected with other circuit components in systems applications. The amplifier is simple in construction. Since the amplifier includes passive components having values which are achievable in present day integrated microcircuit technology, it can be so formed. The amplifier may also be incorporated in hybrid circuits combining semiconductor technology and stripline or microwave technology.
Seader, Leonard D., Sterrett, James E.
| Patent | Priority | Assignee | Title |
| 6441689, | Jan 11 2001 | Intellectual Ventures I LLC | Transistor amplifier providing improved linear and return loss performance characteristics |
| 6587014, | Jan 25 2000 | Intel Corporation | Switch assembly with a multi-pole switch for combining amplified RF signals to a single RF signal |
| Patent | Priority | Assignee | Title |
| 2972704, | |||
| 3100877, | |||
| 3331029, | |||
| 3437948, | |||
| AU149,332, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Mar 23 1977 | Avantek, Inc. | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Date | Maintenance Schedule |
| Nov 21 1981 | 4 years fee payment window open |
| May 21 1982 | 6 months grace period start (w surcharge) |
| Nov 21 1982 | patent expiry (for year 4) |
| Nov 21 1984 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Nov 21 1985 | 8 years fee payment window open |
| May 21 1986 | 6 months grace period start (w surcharge) |
| Nov 21 1986 | patent expiry (for year 8) |
| Nov 21 1988 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Nov 21 1989 | 12 years fee payment window open |
| May 21 1990 | 6 months grace period start (w surcharge) |
| Nov 21 1990 | patent expiry (for year 12) |
| Nov 21 1992 | 2 years to revive unintentionally abandoned end. (for year 12) |