An electrical circuit device made in integrated monolithic form has low level operating characteristics of a MOS device and high level operating characteristics of a Triac. The structure includes two double diffused MOS transistors which have merged drain regions. At higher voltage and current levels a lateral Triac structure is triggered by the MOS devices. Alternatively, separate terminal contacts can be made to the P and N regions comprising the MOS transistor source and channel regions with the Triac triggered conventionally by an externally applied control voltage.
|
1. A monolithic semiconductor SCR device comprising:
a semiconductor body substrate of one conductivity type and an epitaxial layer of opposite conductivity type, said epitaxial layer having at least one major surface, and a body region adjacent to said surface of one conductivity type, first and second spaced regions of opposite said one conductivity type formed in said body region epitaxial layer and abutting said major surface, third and fourth regions of said one conductivity opposite conductivity type formed in said first and second regions, respectively, abutting said major surface and defining first and second channel regions in said first and second regions, respectively, a layer of insulation on said major surface, a gate electrode formed on said layer of insulation and above said first and second channel regions, an ohmic contact to said first and third regions, and an ohmic contact to said second and fourth regions, and an ohmic contact to said semiconductor substrate.
2. A monolithic semiconductor device as defined by
regions. 3. A monolithic semiconductor device as defined by claim 2 1 wherein said one conductivity type is N P type and said opposite conductivity type is P N type. 4. A monolithic semiconductor device as defined by
5. A monolithic semiconductor device as defined by
region of said semiconductor body comprises an epitaxial layer. 6. A monolithic semiconductor device as defined by claim 5 1 wherein said semiconductor device is electrically isolated by an isolation region through said epitaxial layer and surrounding said device. . A monolithic semiconductor device as defined by claim 6 wherein said isolation region comprises a diffused region. 8. A monolithic semiconductor device as defined by claim 6 wherein said isolation region comprises a dielectric material. 9. A monolithic semiconductor device as defined by claim 6 wherein said semiconductor body includes and including a plurality of like semiconductor devices which are spaced and isolated from said one device by said isolation region. 10. A monolithic semiconductor device as defined by claim 1 wherein said semiconductor body comprises a semiconductor substrate of said opposite conductivity type, said body region comprises an epitaxial layer of said one conductivity type formed on said substrate, said first and second regions are spaced apart by a V-groove formed in said major surface and further including a layer of insulation over the surface of said V-groove and a said gate electrode is formed over said layer of insulation and spaced from said surface of said V-groove. 11. A monolithic semiconductor device as defined by
regions, and a gate electrode formed on said insulative layer. 12. An electrical triac circuit device comprising: a first double diffused field effect transistor having source, gate, and drain regions, a second double diffused field effect transistor having source, gate, and drain regions, means ohmically connecting said drain regions, contact means for said gate regions, an a first anode ohmic contact to said source region of said first field effect transistor, and an a second anode ohmic contact to said source region of said second field effect transistor, said first and second field effect transistors being formed in a semiconductor body and said means ohmically connecting said drain regions comprises a region of said semiconductor body. 13. An electrical circuit device as defined by
said semiconductor body. 14. An electrical circuit device as defined by claim 12 wherein said source and drain regions are N type, and said channel regions are P type. 15. An electrical circuit device as defined by claim 12 wherein said semiconductor body includes an epitaxial layer and said first and second field effect transistors are formed in said epitaxial layer. 16. An electrical circuit device as defined by claim 15 and including an isolation region extending through said epitaxial layer and surrounding said first and second field effect transistors. 17. A monolithic semiconductor device as defined by claim 16 wherein said isolation region comprises a diffused region. 18. A monolithic semiconductor device as defined by claim 16 wherein said isolation region comprises a dielectric material. 19. A monolithic body having a plurality of isolated semiconductor regions of one conductivity type abutting a major surface of said body, each region including an electrical triac device comprising first and second spaced regions of opposite conductivity type, third and fourth regions of said one conductivity type formed in said first and second regions, respectively, and defining first and second channel regions in said first and second regions, respectively, a layer of insulation on the surface of said semiconductor region, a gate electrode formed on said layer of insulation and adjacent to said first and second channel regions, an a first anode ohmic contact to said first and third regions, and an a second anode ohmic contact to said second and fourth regions. 20. A monolithic body as defined by claim 19 wherein said insulation layer comprises silicon oxide and said monolithic body comprises a silicon substrate. 21. A monolithic body as defined by claim 20 wherein said monolithic body further includes an epitaxial layer and said electrical device is formed in said epitaxial layer. 22. A monolithic body as defined by claim 21 wherein said isolation is provided by diffused regions through said epitaxial layer of said opposite conductivity type. . A monolithic body as defined by claim 21 wherein said isolation is formed by dielectric material extending through said epitaxial layer. 24. A monolithic body as defined by claim 23 wherein said dielectric material is silicon oxide. 25. A monolithic semiconductor device comprising: a semiconductor substrate of one conductivity type, an epitaxial layer of opposite conductivity type, said epitaxial layer having a major surface, isolation means extending through said epitaxial layer and defined at least two isolated regions in said epitaxial layer, one of said isolated regions including a first double diffused field effect transistor having source, gate, and drain regions, a second double diffused field effect transistor having source, gate, and drain regions, means ohmically connecting said drain regions, contact means for said gate regions, an ohmic contact to said source region of said first field effect transistor, and an ohmic contact to said source region of said second field effect transistor, another of said isolated regions including a third field effect transistor having source, gate, and drain regions, and means electrically connecting said source region of said third transistor and said source region of said second transistor, said source region of said first transistor functions as an anode, said connected source regions of said second and third transistor function as a cathode, said gate regions of said first and second transistors function as an on gate, and said gate of said third field effect transistor functions as an off gate. |
|||||||||||||||||||||||
This invention relates generally to semiconductor circuits and devices, and more particularly the invention relates to an integrated circuit device having current dependent properties.
The metal oxide silicon (MOS) field effect transistor and the multijunction silicon controlled rectifier and Triac are known semiconductor devices which have current switching applications. The MOS transistor generally operates at lower voltages and current levels and can be used in linear applications. One form of MOS transistor is the double diffused device in which a very short channel region is defined by diffusing a region of one conductivity type in a substrate of opposite conductivity type and then diffusing a region of opposite conductivity type in the first region. The silicon controlled rectifier (SCR) or Triac is normally employed for higher voltage and current switching applications. The MOS transistor employs a field effect channel created by the application of a gate voltage, while the SCR typically is turned on by forward biasing a PN junction which renders the device conductive. The Triac is similar to the SCR but provides full wave switching.
An object of this invention is a new and improved current switching device.
Another object of the invention is an electrical circuit device which has the characteristics of an MOS transistor and of a full wave silicon switch.
Still another object of the invention is a monolithic semiconductor device having operational characteristics which are current dependent.
A feature of the invention is a monolithic semiconductor device including two merged double diffused MOS transistors.
Briefly, a device in accordance with the invention comprises a semiconductor body having at least one major surface and a region adjacent to the surface of one conductivity. First and second spaced regions of opposite conductivity type are formed in the body region and abutting the major surface. Third and fourth regions of the one conductivity type are formed in the first and second regions, respectively, abutting the major surface and defining first and second channel regions in the first and second regions, respectively. A layer of insulation is formed on the major surface and an ohmic contact is formed on the layer of insulation and adjacent to the first and second gate regions. An ohmic contact is made to the first and third regions, and an ohmic contact is made to the second and fourth regions. An ohmic contact between the first and third regions and between the second and fourth regions may be facilitated by a separate diffusion of the same conductivity type as regions one and two adjacent to regions one and two. This diffusion is normally performed prior to diffusion of regions one and two, with a separate masking operation.
The first and third regions cooperatively function with the body region as a first double diffused MOS transistor, and the second and fourth regions cooperatively function with the body region as a second double diffused MOS transistor. The body region functions as a merged drain of the two transistors. A fifth diffused region of the same conductivity type as the body region can be formed in the body region between the first and second diffused regions.
At lower operating voltages and currents, the device functions as serially connected MOS transistors having merged drain regions, while at higher voltages and operating currents the device functions as a full wave silicon switch.
The invention and objects and features thereof will be more readily apparent from the following detailed description and appended claims when taken with the drawings.
FIG. 1 is a cross section view of a conventional double diffused MOS transistor.
FIG. 2 is a cross section view of one embodiment of a switching device in accordance with the present invention.
FIG. 3A and FIG. 3B are an electrical schematic and voltage-current characteristics, respectively, of the device of FIG. 2 at lower operating voltages.
FIGS. 4A and 4B are an electrical schematic and voltage-current characteristics, respectively, of the device of FIG. 2 operated at higher voltage level.
FIG. 5A 4B 4A with transistor 62 shunting DMOS transistor 30. Both electrons and holes continue to contribute to the overall device current, however, the holes collected by the P region 35 (FIG. 2) flow through a relatively high resistance before reaching the I/O contact 42. This resistance is denoted 64 in the schematic of FIG. 5A, and is physically analogous to the base resistance in a bipolar transistor and is an inherent part of the DMOS structure. The resistance is a distributed resistor and holes are collected all along its length. The voltage drop along the resistor will tend to forward bias the PN+ junction (region 35, 33) which is the base-emitter junction of the NPN transistor whose collector is the N- body 36. Once the voltage differential turns the NPN transistor on (at approximately 0.7 volts) a regenerative switching causes the four layer structure comprising the two bipolar transistors to switch to a low resistance state, which is illustrated in FIG. 5B 5C. Transistors 60 and 62 are equivalent to the arrangement of PNP and NPN devices used in conventional Triacs and SCRs.
It should be noted that the Triac or SCR is switched by applying a trigger voltage from an external source. While the device as illustrated in FIG. 2 is triggered to a low resistance state when the current through the device is increased by increasing the gate voltage, the device can be made to operate as a conventional SCR by forward biasing a junction. If separate ohmic contacts are formed to regions 35a and 33, externally forward biasing the P+N+ junction between regions 35a and 33 will switch the device to its low resistance state. However, the device illustrated in FIG. 2 is switched to a low resistance mode by an MOS device in parallel with the Triac and not by forward biasing the junction externally, as is found with the conventional Triacs and SCRs. At low current levels before the Triac fires, the MOS characteristics of the structure dominate. After firing the Triac, the device becomes a low resistance device.
FIG. 6 illustrates the surface doping profile for one switch device in accordance with the present invention. Absolute surface doping concentration is illustrated along the ordinate and distance across the device is illustrated along the abscissa. Relating the doping concentration to the device illustrated in cross section in FIG. 2, the N+ regions 33, 37 and 38 have a dopant concentration on the order of 1020 impurities per cubic centimeter. The P regions which comprise the channel regions of the two DMOS transistors 34, 39 have a peak dopant concentration on the order of 5×1016 impurities per cubic centimeter. The dopant concentration of the N- semiconductor body is on the order of 1015 impurities per cubic centimeter.
In fabricating the device, P+ diffusions are first formed to facilitate ohmic contact to the DMOS transistor channel regions. Then sequential diffusions of boron (P type) and phosphorus or arsenic (N type) are made employing conventional diffusion techniques to form the P and N+ regions. Ion implantation may also be advantageously used to introduce the boron (P type) impurity for the channel region of the devices. The gate oxidation is then formed over the channel regions, contact holes are made for the I/O contacts, metal is formed over the surface of the device and the metal pattern is defined by conventional photoresist masking and etching techniques.
The maximum doping in the P region at the surface under the gate along with the gate oxide thickness and the oxide charge density determine the DMOS threshold voltage. The channel width largely determines the DMOS transconductance and on resistance. The channel width also affects the Triac trigger current because the Triac is triggered by a specific current density flowing through the device. The DMOS properties are largely independent of the channel length.
The channel doping profile determines directly the DMOS threshold voltage. In addition, the current density at which switching to the low resistance mode of operation occurs is affected by this profile.
The doping level in the N- semiconductor body affects the device breakdown voltage, the DMOS on resistance and the lateral PNP transport efficiency.
The N+ drain region in the middle of the device is important in order to increase the breakdown voltage. If this diffused region is not included a parasitic P channel MOS transistor across the surface will reduce the breakdown voltage to the field oxide threshold voltage which is typically 20 to 40 volts. In addition, this N+ region increases the lateral PNP transport efficiency. The lateral dimension of the N+ region should be minimized as it degrades the PNP transport efficiency.
Referring now to FIG. 7, several modifications to the device shown in cross section in FIG. 2 are made. The same numerals are given to like elements. The semiconductor body region 36 in this embodiment comprises an epitaxial layer formed on a P- substrate 70. The structure may comprise a plurality of switching devices with each device isolated by means of diffused P+ regions 72 and 74 which extend through the epitaxial layer 36 to the underlying substrate 70 and surround the device. However, it is noted that a P+ substrate collects injected holes thus delaying the turn-on of the Triac lateral structure. Experimental results indicate that depending upon device geometry 10% to 50% of the injected holes are collected by the substrate before the Triac fires. While this does affect the efficiency of the device at higher voltage and current levels, the efficiency of the device is not affected at low voltage and current levels when all of the device current is carried by the MOS transistors. By adding an N+ buried layer between the N- epitaxial layer and the P- substrate, a reduction in injected holes captured by the substrate would be effected. Such buried layers are commonly employed in commercial integrated circuits and are readily acapted in standard production techniques. Additionally, dielectric isolation techniques can be employed instead of diffused isolation as shown in FIG. 7. By employing dielectric isolation the P- substrate of FIG. 7 can be replaced with an insulator, and consequently injected holes are not collected by the substrate. Alternatively, the P+ diffused regions, 72, 74 can be replaced by a dielectric such as silicon oxide.
The N+ region 37 spaced from the two double diffused regions is not necessary for low voltage. Triac operation and it can be eliminated if the device is not operated at high voltages. By eliminating this N+ region, the base width of the lateral PNP transistor can be reduced, resulting in lower triggering currents for the Triac and lower on resistance for the DMOS device. However, as indicated above the elimination of the N+ regoin creates a parasitic PMOS transistor between the two P diffused regions thus limiting the device breakdown voltage.
The separate ohmic contact made to the N+ region 37 as illustrated in FIG. 7 allows more versatility in operation of the device. The device can still be operated as a switching device as above described and as illustrated schematically in FIG. 8A. The N+ connection 78 can be left floating or can be connected to the +V potential applied to terminal 42 44. By connecting the terminal to the +V potential, the DMOS characteristics will dominate up to a higher voltage and current level before the device becomes a low resistance switch.
Alternatively, as shown schematically in FIG. 8B the device can be used as a standard DMOS transistor over its full operating range by connecting terminals 42 and 44 together as the source, and the N+ contact 78 becomes the drain.
In FIG. 8C, the device is used as a high level analog switch wherein a transducer 80 is driven at a high voltage with the transducer also used as part of a receiver. In this application the Triac capability is used with the transmitter, and the single DMOS capability is used with a receiver. Such a circuit would have application in an ultrasonic imaging system, or other applications involving transmit-receive switching.
FIG. 9 is a cross section view of another embodiment of a device in accordance with the present invention. In this embodiment the gate metallization is split into two separate gate contacts 46-1 and 46-2. This structure allows separate control of the firing of the device in the first and third quadrants of the device I-V characteristics. When the terminal 44 is positive (the anode) gate 46-1 is used to trigger the device. When the terminal 42 is positive (the anode), gate 46-2 is used to trigger the device. This configuration is useful in minimizing high oxide electric fields between the anode and the gate.
FIG. 10 is a cross section view of another embodiment of the device in accordance with the present invention. In this embodiment a single double diffused region comprising the N+ region 33 and P region 35 is provided along with a P+ diffused region 37. Contact 42 is made to regions 33 and 35, usually with the addition of P+ region 35a, a gate contact 46-1 is made over oxide 48, and an ohmic contact 78 is made to the P+ region 37. This structure forms an MOS controlled silicon controlled rectifier and operates in the same mode as the device of FIG. 2 except that it is not symmetrical. Contact 78 must always be the anode and contact 42 must always be the cathode. The device has high input impedance on the control electrode 46-1, and good isolation is provided between the control and signal paths.
FIG. 11 is a cross section view of another device in accordance with the present invention which also functions as an MOS controlled silicon controlled rectifier. Double diffused region 100 and 102 are formed in N- epitaxial layer 104, and anisotropic silicon etching is employed to form a V groove through the regions 100 and 102 into the epitaxial layer 104. An oxide layer 106 is thermally grown or deposited in the V groove and a gate contact 108 is formed thereover. An anode contact 110 is made to the P+ substrate 105, the contacts 111 and 112 to the double diffused regions are connected in parallel as the cathode, and contact 108 is the gate. In this device current flows vertically.
FIG. 12 and FIG. 13 are cross section views of a device similar to the device of FIG. 2 and in which an additional MOS transistor is added to achieve a turnoff capability. In FIG. 12 the added MOS transistor is provided by a diffused P+ region 122 which is spaced from the P+ region 35a with the N- substrate region therebetween functioning as a channel region of an MOS transistor. The gate electrode to transistor 120 is the off gate, and the gate electrode to the merged transistor 30 and 32 is the on gate.
FIG. 13 is a similar structure in which the device is formed in an N- epitaxial layer 124 on a P- substrate 126 with P+ isolation regions 128 diffused through the epitaxial layer 124. In this embodiment the added transistor 120 is isolated from the merged transistor structure and comprises a double diffused MOS transistor (DMOS).
FIG. 14 is the equivalent electrical schematic of the devices illustrated in FIG. 12 and FIG. 13 and is similar to the electrical schematic of FIG. 5A with the addition of the transistor 120 and off gate. When the off gate is turned on, the MOS transistor 120 effectively shorts out the base-emitter junction of the NPN transistor 62 thus bringing the transistor out of saturation. This causes the overall device to transfer from its low impedance regenerative condition and, provided the on gate is not turned on, will shut the device completely off thereby stopping anode current. This is a unique capability for a Triac type structure and is especially attractive because a high impedance MOS input is used to turn the device off. In addition, an off switch may be included on the anode (A) side of the device to enable it to be switched off when the anode and the cathode are reversed. This makes the overall device symmetric. Additionally, the transistor 120 may be used as a variable resistor to electronically vary the current at which the device switches to a low impedance regenerative condition. It will be appreciated that in a junction isolated or dielectrically isolated structure, the device in accordance with the present invention may be fabricated along side other components as technology in fabricating the device is compatible with the fabrication of other semiconductor devices.
The switching device in accordance with the present invention has a number of applications including analog multiplexers with high current "boost" capability, high voltage display driving, telephone cross point switches, and in power control applications.
Thus, while the invention has been described with reference to specific embodiments and applications, the description is illustrative of the invention and is not to be construed as limiting the invention. It will be appreciated that various manufacturing techniques are known for fabricating the devices and equivalent structures can be fabricated. For example, while the ohmic contacts are described as metallic, other contacts such as doped polysilicon can be employed. Thus, various applications, changes, and modifications may occur to those skilled in the art without departing from the true spirit and scope of the invention as defined by the appended claims.
| Patent | Priority | Assignee | Title |
| 10600907, | May 31 2017 | KEY FOUNDRY CO , LTD | High voltage semiconductor device |
| 5336637, | Sep 19 1991 | International Business Machines Corporation | Silicide interconnection with Schottky barrier diode isolation |
| 5598018, | Oct 13 1978 | International Rectifier Corporation | High power MOSFET with low on-resistance and high breakdown voltage |
| 5686857, | Feb 06 1996 | Semiconductor Components Industries, LLC | Zero-crossing triac and method |
| 5701023, | Aug 03 1994 | National Semiconductor Corporation | Insulated gate semiconductor device typically having subsurface-peaked portion of body region for improved ruggedness |
| 5742087, | Oct 13 1978 | International Rectifier Corporation | High power MOSFET with low on-resistance and high breakdown voltage |
| 5796126, | Jun 14 1995 | Fairchild Korea Semiconductor Ltd | Hybrid schottky injection field effect transistor |
| 5897355, | Aug 03 1994 | National Semiconductor Corporation | Method of manufacturing insulated gate semiconductor device to improve ruggedness |
| 8314002, | May 05 2000 | Infineon Technologies Americas Corp | Semiconductor device having increased switching speed |
| 8809951, | Dec 26 2008 | Qualcomm Incorporated | Chip packages having dual DMOS devices with power management integrated circuits |
| Patent | Priority | Assignee | Title |
| 3845495, | |||
| 3909320, | |||
| 3926694, | |||
| 3974486, | Apr 07 1975 | International Business Machines Corporation | Multiplication mode bistable field effect transistor and memory utilizing same |
| 3996655, | Dec 14 1973 | Texas Instruments Incorporated | Processes of forming insulated gate field effect transistors with channel lengths of one micron in integrated circuits with component isolated and product |
| 4072975, | Apr 29 1976 | Sony Corporation | Insulated gate field effect transistor |
| 4119996, | Jul 20 1977 | The United States of America as represented by the Administrator of the | Complementary DMOS-VMOS integrated circuit structure |
| 4145703, | Apr 15 1977 | Supertex, Inc. | High power MOS device and fabrication method therefor |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Dec 05 1983 | Board of Trustees of the Leland Stanford Jr. Univ. | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Date | Maintenance Schedule |
| May 01 1993 | 4 years fee payment window open |
| Nov 01 1993 | 6 months grace period start (w surcharge) |
| May 01 1994 | patent expiry (for year 4) |
| May 01 1996 | 2 years to revive unintentionally abandoned end. (for year 4) |
| May 01 1997 | 8 years fee payment window open |
| Nov 01 1997 | 6 months grace period start (w surcharge) |
| May 01 1998 | patent expiry (for year 8) |
| May 01 2000 | 2 years to revive unintentionally abandoned end. (for year 8) |
| May 01 2001 | 12 years fee payment window open |
| Nov 01 2001 | 6 months grace period start (w surcharge) |
| May 01 2002 | patent expiry (for year 12) |
| May 01 2004 | 2 years to revive unintentionally abandoned end. (for year 12) |