An improved semiconductor package is provided wherein the mounting pad for the semiconductor is made from a material selected from the group consisting of aluminum nitride, diamond, alumina, and boron nitride.
|
1. A semiconductor package having an input, output and a common terminal for connection therewith of respective terminals of a semiconductor which comprises:
a support member; a thermally conducting, electrically insulating pad deposited directly on said support member as a thin film without use of an intermediate material between said pad and said support member, said pad adapted to receive said semiconductor; a semiconductor mounted on said pad; and a protective lid, said pad comprising a material selected from the group consisting of plasma deposited aluminum nitride, vacuum deposited diamond, plasma deposited alumina, and plasma deposited boron nitride.
2. The package of
wherein said material is vacuum deposited diamond.7. The package of claim 6 1 wherein said pad is between 0.3 and 0.5 mils thick. 8. The package of claim 1 wherein said material is plasma deposited alumina.9. The package of claim 8 wherein said pad is between 7 and 8 mils thick. |
|||||||||||||||||||||||||
1. Field of the Invention
This invention provides a novel mounting package for RF transistors including a novel thermally conductive electrically insulating mounting pad, and relates to the semiconductor packaging industry.
2. Description of Related Art
The use of semiconductor devices for RF (radio or high frequency) applications has increased dramatically as heat dissipation, size, dependability, and other characteristics have made them particularly suited for many applications. Semiconductor transistors are very small and very difficult to use; therefore, they are generally incorporated into packages. Radio frequency packages are used for holding semiconductor components, particularly transistors, and for providing readily available terminals for connection to other components.
In designing such packages, the tendency of semiconductors to generate heat must be considered. To this end, the semiconductor is frequently mounted on a thermally conductive pad to act as a heat sink and dissipate heat generated by the transistor. However, semiconductors are sensitive to electrical energy, and therefore the thermally conductive pad should also be electrically insulating. Hence, a thermally conducting, electrically insulating material is used for the mounting pad. Commonly, this material is beryllia (beryllium oxide--BeO), although alumina (aluminum oxide--Al2 O3) has occasionally been used.
Beryllia (BeO) has better thermal conductivity than Al2 O3, and is therefore more commonly used. However, care must be taken in handling and processing BeO. BeO is highly toxic. It can be hazardous to the human respiratory system when in powder form. Therefore, care must be exercised if the BeO pad is to be machined or ground. Proper equipment and safeguards are needed to insure that the BeO is handled safely and that improper contact with humans is not made.
Another disadvantage of the prior art packages is that when BeO is used, a "thin" pad of BeO is employed. This pad is attached to the heat sink through the use of a preform. The preform is generally made of gold and tin, or silver and copper. The preform is placed between the mounting pad and the heat sink and the structure is heated. This melts the preform and brazes the pad to the heat sink. This creates two interfaces: pad-to-preform, and preform-to-heat sink. These interfaces decrease the thermal conductivity of the connection. Further, BeO has a high thermal conductivity up to about 200°C to 250°C, but its performance decrease with increasing temperature.
The BeO pad used is generally about 0.040" to 0.060" thick. Such thickness is required since the mechanical strength of BeO is low. If the pad is not sufficiently thick, the pad may crack or split during attachment, or later upon heating from use.
It has now been discovered that other thermally conductive, electrically insulating materials may be used as mounting pads for mounting transistors and other semiconductors in packages. These materials may be applied directly to the surface of the heat sink in very thin films, or mounted on the heat sink as thin slivers. This increases the thermal conductivity of the package and decreases the overall height of the finished transistor package.
The materials which are useful for the present invention are; boron nitride (BN), diamond, aluminum nitride (AlN), and aluminum oxide/(Al2 O3). The BN, AlN, and Al2 O3 may be deposited by plasma deposition. The diamond thin coating may be deposited by vacuum deposition. Any of the above materials may alternatively be mounted on the heat sink by placing a preform between the heat sink and a sliver of the material and heating the combination to braze the two together. These films or slivers can be substantially thinner than the BeO pads of the prior art, since the materials possess higher mechanical strength. Further, the films are deposited directly on the heat sink, thus eliminating one material-to-material interface.
The FIGURE is a three dimensional expanded view of a package of the present invention.
Referring now to the FIGURE, package 10 of the present invention includes heat sink 20 with capacitor 30. Heat sink 20 is preferably made from tungsten and copper (W+Cu) which have qualities desirable for a heat sink. Heat sink 20 acts as a support for package 10. Capacitor 30 is mounted directly on heat sink 20 and inside of the assembled package 10.
Mounting pad 40 is attached to heat sink 20. Semiconductor 50 is then attached to mounting pad 40. These attachments will be explained further presently. Preform 60 is placed on heat sink 20, around capacitor 30, pad 40 and semiconductor 50. Lamina 70 and 80 are then placed on preform 60. The lamina 70 and 80 act as spacers to allow proper connections to be made to semiconductor 50. Lamina 70 and 80 are co-fired with leads 75 (for connection to semiconductor 50 on the inside) already in place. A second preform 90 is placed on lamina 70 and 80, and lid 100 caps the entire package.
Lamina 70 and 80 are generally made from alumina and allow proper positioning of leads 75 with respect to semiconductor 50. Lid 100 is generally made from kovar, an iron-cobalt alloy. Preforms 60 and 90 are made from gold and tin, or copper and silver. This allows low temperature brazing.
Mounting pad 40 may be made from any of several different materials and may be a sliver of material or a very thin coated layer. Pad 40 may be made of boron nitride, diamond, aluminum nitride, or alumina. Pad 40 is attached to heat sink 20 in different ways depending on the form of the pad.
A pad 40 made from diamond may take two different forms: a single crystal substrate, or a thin film. A single crystal substrate would be from 3 to 4 mils (0.003"-0.004") thick. Such a single crystal substrate would be bonded to heat sink 20 through the use of a gold and tin, or copper and silver preform. The preform is placed between the sliver and heat sink 20. Heat is then applied and the sliver is brazed to the heat sink 20.
The preferred method of using diamond for pad 40 is through vacuum deposition of minute diamond particles onto heat sink 20. This eliminates one material-to-material interface, allowing greater thermal conductivity between the semiconductor and the heat sink, across pad 40. This also reduces the size of pad 40. As previously mentioned, a diamond sliver is usually 3 to 4 mils (0.003"-0.004") thick, but when vacuum deposited, the diamond layer is preferably 10μ (0.00039") and generally between 0.3 and 0.5 mils (0.0003"-0.0005") thick. Whether a diamond sliver or diamond coating is used, the diamond pad 40 is then preliminarily plated with an appropriate metal and then gold plated. Semiconductor 50 is then mounted on the gold plating by applying heat and pressure. The gold plating and silicon semiconductor combine to form a gold-silicon euctectic which holds semiconductor 50 in place.
If pad 40 is made from boron nitride, aluminium nitride or alumina, it may also be applied to heat sink 20 in two different forms: as a thin layer; or as a thin sliver. A sliver of any of these materials would be approximately 8-12 mils (0.008"-0.012") thick. Use of such a sliver would necessitate the use of a preform to braze the sliver (pad 40) to heat sink 20. These materials may also be applied by plasma deposition. Such a deposition technique cannot be used with diamond since it involves heating the material until plasma forms. In the case of diamond, it is not likely that the cooling carbon would reform into a diamond lattice structure.
Plasma deposition produces a layer of material about 7-8 mils (0.007"-0.008") thick. Plasma deposition requires no preform to secure the coating. Whichever form of boron nitride, aluminium nitride or alumina is used, it must be plated with layers of molybdenum, nickel and gold. Semiconductor 50 is then secured to the gold plating as described above.
Using the techniques described above, the overall thickness of the RF package can be decreased by one-third from about 0.120" to about 0.080". However, if necessary, a Kovar spacer may be included between heat sink 20 and lamina 70 to maintain an overall package thickness of 0.120".
The invention has been described as an RF transistor package and mounting pad in the best mode known to applicant, however, it will be apparent that the invention may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the appended claims.
| Patent | Priority | Assignee | Title |
| 6335863, | Jan 16 1998 | Sumitomo Electric Industries, Ltd. | Package for semiconductors, and semiconductor module that employs the package |
| 7339791, | Jan 22 2001 | MORGAN ADVANCED CERAMICS, INC | CVD diamond enhanced microprocessor cooling system |
| Patent | Priority | Assignee | Title |
| 3364400, | |||
| 3489956, | |||
| 3500066, | |||
| 3626259, | |||
| 3651434, | |||
| 3753056, | |||
| 3801882, | |||
| 3908185, | |||
| 3936864, | May 18 1973 | Raytheon Company | Microwave transistor package |
| 3996603, | Oct 18 1974 | Motorola, Inc. | RF power semiconductor package and method of manufacture |
| 3999142, | Nov 12 1975 | The United States of America as represented by the Secretary of the Army | Variable tuning and feedback on high power microwave transistor carrier amplifier |
| 4161740, | Nov 07 1977 | SGS-Thomson Microelectronics, Inc | High frequency power transistor having reduced interconnection inductance and thermal resistance |
| 4168507, | Nov 21 1977 | Motorola, Inc. | Structure and technique for achieving reduced inductive effect of undesired components of common lead inductance in a semiconductive RF power package |
| 4556899, | Jun 05 1981 | HITACHI, LTD , 6, KANDA SURUGADAI 4-CHOME, CHIYODA-KU, TOKYO, JAPAN, A CORP OF JAPAN | Insulated type semiconductor devices |
| 4561010, | Dec 07 1981 | Hitachi, Ltd. | Electrically insulating silicon carbide sintered body |
| 4639760, | Jan 21 1986 | Freescale Semiconductor, Inc | High power RF transistor assembly |
| 4649416, | Jan 03 1984 | Raytheon Company | Microwave transistor package |
| 4907067, | May 11 1988 | Texas Instruments Incorporated | Thermally efficient power device package |
| DE3336867, | |||
| EP297569, | |||
| GB2084796, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Apr 28 1994 | SGS-Thomson Microelectronics, Inc. | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Oct 04 1999 | M184: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Oct 07 2003 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| Jul 14 2001 | 4 years fee payment window open |
| Jan 14 2002 | 6 months grace period start (w surcharge) |
| Jul 14 2002 | patent expiry (for year 4) |
| Jul 14 2004 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Jul 14 2005 | 8 years fee payment window open |
| Jan 14 2006 | 6 months grace period start (w surcharge) |
| Jul 14 2006 | patent expiry (for year 8) |
| Jul 14 2008 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Jul 14 2009 | 12 years fee payment window open |
| Jan 14 2010 | 6 months grace period start (w surcharge) |
| Jul 14 2010 | patent expiry (for year 12) |
| Jul 14 2012 | 2 years to revive unintentionally abandoned end. (for year 12) |