A two-level IR detector imaging array of high fill-factor design. The upper microbridge detector level is spaced above and overlie the integrated circuit and bus lines on the substrate surface below.
|
1. A two-level microbridge bolometer imaging array comprising:
an array of bolometer pixels on a semiconductor substrate, each one of said pixels having a lower section on the surface of the substrate and a microbridge upper detector plane spaced from and immediately above the lower section; said lower section including a semiconductor diode, x and y bus lines and x and y pads; said microbridge upper detector plane comprising a bridging dielectric layer having embedded throughout a temperature responsive resistive element having first and second terminals, said microbridge upper detector plane being supported above the lower section by dielectric leg portions which are downward extending continuation of the bridging dielectric layer; said first and second terminals being continued down said leg portions to said diode and one of said bus lines.
6. The method of fabricating a two-level microbridge bolometer imaging array comprising the steps of:
forming on a silicon substrate a lower level of diodes and other components, column and row bus conductors, and x and y contact pads covered by a first dielectric; opening contact areas through the first dielectric to one of said bus conductors and to one of said diodes contact areas in each pixel of the array, and to said x and y contact pads at the ends of the bus lines; coating said first dielectric with a layer of glass; cutting narrow valleys through the glass along the array column conductors and removing the glass from outside the area of the array, and sloping the edges of the remaining glass ridges to accept further coating; coating the glass ridges and edges with a first thin film layer of silicon nitride; opening contact areas through the first layer of silicon nitride to one of said bus conductors, and one of said diodes in each pixel of the array, and to the x and y pads; patterning on the first layer of silicon nitride on each pixel and between the bus line contact area and the diode contact area on each pixel, a separation path of resistive metal which has a substantial temperature coefficient of resistance; adding a second layer of silicon nitride over the first and over the resistive metal path to passify it, said silicon nitride layers forming an elevated plane; cutting a narrow slit through the silicon nitride to the glass between adjoining pixels, and cutting additional narrow slits in each pixel area to provide further access to the glass, and cutting the nitride from the x and y pad areas; and dissolving the glass beneath the silicon nitride layers to leave a cavity between the lower level and the elevated plane.
3. The imaging array according to
4. The imaging array according to
5. The imaging array according to
10. The method according to
a pixel on a semiconductor substrate, said pixel having a lower section on the surface of said substrate and a microbridge upper detector plane section spaced from and immediately above the lower section; said lower section including integrated circuit means; said microbridge upper detector section comprising a bridging dielectric layer having mounted thereon a temperature responsive detector having first and second terminals, said microbridge upper detector section being supported above said lower section by dielectric leg portions which are downward extending continuations of the bridging dielectric layer; and said first and second terminals being continued down said leg portions to said integrated circuit means. 12. The detector apparatus according to claim 11 wherein said dielectric layer is of silicon nitride. 13. The detector apparatus according to claim 12 wherein said silicon nitride layer comprises a first layer beneath said temperature responsive means and a second layer over said first layer and said temperature responsive means. 14. The detector apparatus according to claim 11 wherein said temperature responsive means is of a nickel-iron alloy type resistive element. 15. The detector apparatus according to claim 11 wherein the microbridge upper detector section is raised about 3 microns above said lower section. 16. The detector apparatus according to claim 11 wherein said upper detector plane section includes an infrared absorber coating over said temperature responsive means. 17. A two-level microbridge uncooled infrared thermal detector array comprising: an array of pixels on a semiconductor substrate, each one of said pixels having a lower section on the surface of said substrate and a microbridge upper detector section spaced from and immediately above the lower section; said lower section including integrated circuit means; said microbridge upper detector section comprising a bridging dielectric layer having mounted thereon a temperature responsive detector having first and second terminals, said microbridge upper detector section being supported above said lower section by dielectric leg portions which are downward extending continuations of the bridging dielectric layer; and said first and second terminals being continued down said leg portions to said integrated circuit means. 18. The detector array according to claim 17 wherein said dielectric layer is of silicon nitride. 19. The detector array according to claim 18 wherein said silicon nitride layer comprises a first layer beneath said temperature responsive means and a second layer over said first layer and said
temperature responsive means. 20. The detector array according to claim 17 wherein said temperature responsive means is a nickel-iron alloy type resistive element. 21. The detector array according to claim 17 wherein the microbridge upper detector section is a plane raised about 3 microns above the lower section. 22. The detector array according to claim 17 wherein said upper detector section includes an infrared absorber coating over said temperature responsive means. 23. The method of fabricating an array of two-level microbridge bolometer pixels comprising the steps of: forming on a silicon substrate a lower level of integrated circuit means having at least two contacts per pixel covered by a first dielectric; opening contact areas for each pixel through said first dielectric to said two contacts of said integrated circuit means; coating said first dielectric with a layer of dissolvable material; cutting narrow valleys through said dissolvable material to form ridges, removing the dissolvable material from said contacts and from outside the areas of the array, and sloping the edges of the remaining dissolvable material ridges to accent further coating; coating the dissolvable material ridges and edges with a first thin film dielectric bridging layer; opening contact areas through the first dielectric bridging layer to said contacts; depositing on said first dielectric bridging layer of each pixel a thin film layer of resistive material which has a substantial temperature coefficient of resistance; patterning a separation path having two ends in said thin film layer of resistive material including connecting, via said sloping edges, said ends of said path respectively, to said contacts; adding a second thin film layer of dielectric material over said first bridging layer and over said patterned resistive material path to passify it, said dielectric layers and said resistive material forming an elevated plane; cutting a narrow slit through said dielectric layers to the dissolvable material between adjoining pixels, cutting additional narrow slits in each pixel area to provide further access to the dissolvable material; and dissolving the dissolvable material beneath said dielectric layers to leave a cavity between said lower level and said elevated plane. 4. The method according to
forming on a silicon substrate a lower level of integrated circuit means having at least two contacts per pixel covered by a first dielectric; opening contact areas for each pixel through said first dielectric to said two contacts of said integrated circuit means; coating said first dielectric with a layer of dissolvable material; cutting narrow valleys through said dissolvable material to form ridges, removing the dissolvable material from said contacts and from outside the areas of the array and sloping the edges of the remaining dissolvable material ridges to accept further coating; coating the dissolvable material ridges and edges with a first thin film dielectric bridging layer; opening contact areas through the first dielectric bridging layer to said contacts; depositing on said first dielectric bridging layer of each pixel a thin film layer of resistive material which has a substantial temperature coefficient of resistance; depositing on said first dielectric bridging layer of each pixel a thermal detector means which has (i) a significant change in characteristics as a function of temperature, and (ii) two contacts electrically connected via said sloping edges, respectively, to said two contacts of each pixel; adding a second thin film layer of dielectric material over said temperature responsive means and said first bridging layer, said dielectric layers and said temperature responsive means forming an elevated plane; cutting a narrow slit through said dielectric layers to the dissolvable material between adjoining pixels, cutting additional narrow slits in each pixel area to provide further access to the dissolvable material; and dissolving the dissolvable material beneath said dielectric layers to leave a cavity between said lower level and said elevated plane.
1. The method according to
|
The field of the invention is in a two-level infrared bolometer array based on a pitless microbridge detector structure with integrated circuitry on a silicon substrate beneath.
This invention is directed to a pixel size sensor of an array of sensors for an infrared pitless microbridge construction of high fill factor. In this invention the large fill factor (>75%) is made possible by placing the detector microbridge on a second plane above the silicon surface carrying the integrated diode and bus lines.
Prior art microbridge thermal detector arrays in a silicon substrate have been fabricated and one such example is shown in the U.S. Pat. No. 3,801,949. In these prior art references, the small pixels have a low fill factor because the detector, the bus lines and the diode are all in the same plane each using a substantial share of the available pixel area.
FIG. 1 is an elevation view of the two-level detector.
FIG. 2 is a top plan view of the lower level of the two-level detector.
FIG. 3 is a plan view of the top plane of the detector.
FIG. 3a shows adjoining detectors.
FIG. 4 is a schematic representation of a pixel circuit and connections.
FIGS. 5 and 6 show perspective and top views of an array of the two level detectors.
The elevation and/or cross section view of the two-level pitless microbridge bolometer pixel 10 is shown in FIG. 1. The device 10 has two levels, an elevated microbridge detector level 11 and a lower level 12. The lower level has a flat surfaced semiconductor substrate 13, such as a single crystal silicon substrate. The surface 14 of the silicon substrate 13 has fabricated thereon several components of in integrated circuit 15 including diodes, x and y bus lines, connections, and contact pads at the ends of the x and y bus lines, the fabrication following conventional silicon IC technology. The integrated circuit 15 is coated with a protective layer of silicon nitride 16. A top plan view of the lower level is shown in FIG. 2 and comprises a y-diode metal (via) and a x-diode metal (via), chrome-gold-chrome x and y bus lines, a y-side bus conductor contact 18, an x-side contact 19, and the silicon nitride protective layer. The valley strip 17 is the area not covered by the elevated detector.
Referring again to FIG. 1, the elevated detector level 11 includes a silicon nitride layer 20, a serpentine metallic resistive layer 21, such as of nickel-iron, often called permalloy, a silicon nitride layer 22 over the layers 20 and 21, and an IR absorber coating 23 over the silicon nitride layer 22. The absorber coating may also be of a nickel-iron alloy. Downwardly extending silicon nitride layers 20' and 22' deposited at the same time during the fabrication make up the four sloping support legs for the elevated detector level. The number of support legs may be greater or less than four. The cavity 26 (approximately 3 microns high) between the two levels is ambient atmosphere. During the fabrication process, however, the cavity 26 was originally filled with a previously deposited layer of easily dissolvable glass or other dissolvable material until the layers 20, 20' and 22, 22' were deposited. Subsequently in the process the glass was dissolved out to leave the cavity. In FIG. 1 the horizontal dimension, as shown, is greatly foreshortened for descriptive purposes. That is, the height of FIG. 1 is greatly exaggerated in the drawing compared to the length in order to show the details of the invention.
FIG. 3 is a top plan view of the elevated detector level 11. This drawing is made as though the overlying absorber coating 23 and upper silicon nitride layer 22 are transparent so the tine resistive layer path 21 can be shown. The exact layout of the serpentine pattern 21 is not significant to the invention. The resistive lines and spaces may be about 1.5 micron. Permalloy was selected as the material for the resistive path 21 in one embodiment because of its relatively high resistivity together with a good temperature coefficient of resistance. In one embodiment, the resistivityplan plane contacts 18 and 19, and covered with silicone nitride passivation layer 22. The trim site 40 (FIG. 3) is cut, x-pads and y-pads are opened, the absorber coating 23 is deposited and delineated, and finally the side slots 35, 36 and 37 are ion milled allowing the phos-glass to be dissolved from beneath the detector plane.
Holmen, James O., Higashi, Robert E., Johnson, Robert G.
Patent | Priority | Assignee | Title |
6144285, | Sep 13 1999 | Honeywell International Inc.; Honeywell INC | Thermal sensor and method of making same |
6292089, | Jan 11 1996 | ACREO AB | Structures for temperature sensors and infrared detectors |
6541772, | Dec 26 2000 | Honeywell International Inc | Microbolometer operating system |
6559447, | Dec 26 2000 | Honeywell International Inc | Lightweight infrared camera |
6661010, | Dec 26 2000 | Honeywell International Inc. | Microbolometer operating system |
6690012, | Oct 13 2000 | L-3 Communications Corporation | Hybridized lead-salt infrared radiation detectors and methods of formation |
6734516, | Oct 13 2000 | L-3 Communications Corporation | Monolithic lead-salt infrared radiation detectors and methods of formation |
7002153, | Aug 24 1999 | FLIR SYSTEMS TRADING BELGIUM | Micro-bridge structure |
7170059, | Oct 03 2003 | Honeywell International Inc | Planar thermal array |
7365326, | Jan 17 2003 | Honeywell International Inc | Camera having distortion correction |
8314769, | Apr 28 2010 | Honeywell International Inc. | High performance detection pixel |
Patent | Priority | Assignee | Title |
3484611, | |||
3619614, | |||
3629585, | |||
3693011, | |||
3801949, | |||
3851174, | |||
3896309, | |||
3898605, | |||
4009516, | Mar 29 1976 | Honeywell Inc. | Pyroelectric detector fabrication |
4029962, | Jun 23 1975 | Texas Instruments Incorporated | Arrays for infrared image detection |
4067104, | Feb 24 1977 | Rockwell International Corporation | Method of fabricating an array of flexible metallic interconnects for coupling microelectronics components |
4115692, | May 04 1977 | The United States of America as represented by the Secretary of the Army | Solid state readout device for a two dimensional pyroelectric detector array |
4169273, | Jun 26 1978 | Honeywell Inc. | Photodetector signal processing |
4239312, | Nov 29 1978 | Hughes Aircraft Company | Parallel interconnect for planar arrays |
4286278, | Sep 01 1977 | Honeywell Inc. | Hybrid mosaic IR/CCD focal plane |
4293768, | Apr 26 1978 | Murata Manufacturing Co., Ltd. | Infrared radiation detecting apparatus and method of manufacturing |
4317126, | Apr 14 1980 | Motorola, Inc. | Silicon pressure sensor |
4354109, | Dec 31 1979 | Honeywell Inc. | Mounting for pyroelectric detecctor arrays |
4365106, | Aug 24 1979 | Efficient method and apparatus for converting solar energy to electrical energy | |
4378489, | May 18 1981 | Honeywell Inc. | Miniature thin film infrared calibration source |
4463493, | Oct 14 1981 | Tokyo Shibaura Denki Kabushiki Kaisha | Method for making mask aligned narrow isolation grooves for a semiconductor device |
4472239, | Oct 09 1981 | Honeywell, Inc. | Method of making semiconductor device |
4574263, | Sep 24 1980 | The Commonwealth of Australia | Infrared radiation detector |
4654622, | Sep 30 1985 | Honeywell Inc. | Monolithic integrated dual mode IR/mm-wave focal plane sensor |
4691104, | Jun 14 1984 | Murata Manufacturing Co., Ltd. | One-dimensional pyroelectric sensor array |
4750834, | Jan 07 1986 | D.O.M. Associates, Inc. | Interferometer including stationary, electrically alterable optical masking device |
4754139, | Apr 10 1986 | Aerojet-General Corporation | Uncooled high resolution infrared imaging plane |
4803360, | Sep 19 1984 | U.S. Philips Corp. | Infrared radiation detector with flanged semiconductor window |
5017784, | Mar 11 1985 | INDIGO N V | Thermal detector |
5455421, | Aug 13 1985 | Massachusetts Institute of Technology | Infrared detector using a resonant optical cavity for enhanced absorption |
DE2253214, | |||
JP1136035, | |||
JP341305, | |||
JP58131525, | |||
JP60119426, | |||
JP61170626, | |||
JP61195318, | |||
WO9116607, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 04 1996 | Honeywell Inc. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Sep 28 2001 | M184: Payment of Maintenance Fee, 8th Year, Large Entity. |
Nov 05 2001 | ASPN: Payor Number Assigned. |
Dec 12 2001 | PMFP: Petition Related to Maintenance Fees Filed. |
Mar 21 2002 | M178: Surcharge, Petition to Accept Payment After Expiration. |
Mar 21 2002 | PMFG: Petition Related to Maintenance Fees Granted. |
Oct 07 2005 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Mar 09 2002 | 4 years fee payment window open |
Sep 09 2002 | 6 months grace period start (w surcharge) |
Mar 09 2003 | patent expiry (for year 4) |
Mar 09 2005 | 2 years to revive unintentionally abandoned end. (for year 4) |
Mar 09 2006 | 8 years fee payment window open |
Sep 09 2006 | 6 months grace period start (w surcharge) |
Mar 09 2007 | patent expiry (for year 8) |
Mar 09 2009 | 2 years to revive unintentionally abandoned end. (for year 8) |
Mar 09 2010 | 12 years fee payment window open |
Sep 09 2010 | 6 months grace period start (w surcharge) |
Mar 09 2011 | patent expiry (for year 12) |
Mar 09 2013 | 2 years to revive unintentionally abandoned end. (for year 12) |