A switching circuit has input terminals, switching MOS transistors, and a control circuit having a control terminal. Diodes are connected between the respective input terminals and the control circuit. When input voltage (V1, V2) are applied to the input terminals, the output terminal is selectively put in either a fixed or a floating state according to the voltage applied to the control terminal.

Patent
   RE36179
Priority
Feb 13 1990
Filed
Oct 19 1994
Issued
Apr 06 1999
Expiry
Apr 06 2016
Assg.orig
Entity
Large
42
2
all paid
1. A switching circuit for selecting an output signal from a plurality of input signals, comprising: a plurality of input terminals; an output terminal; a plurality of switching devices; a control circuit having a control terminal and a plurality of unidirectionally conductive devices connected between respective ones of the input terminals and the control circuit so that in operation, when voltages are applied to the input terminals, the output terminal is selectively put in a fixed or a floating state according to the voltage applied to the control terminal.
7. A switching circuit comprising: plural input terminals to which are applied respective input signals during use of the switching circuit; an output terminal; plural switching means having conductive and non-conductive switching states for selectively switching the input signals to the output terminal; and control circuit means including a control terminal to which a control signal is applied during use of the switching circuit and operative when the control signal has a first voltage level for controlling the switching states applied to the input terminals to thereby place the output terminal in a fixed state corresponding to one of the input signals and operative when the control signal has a second voltage level for placing all the switching means in the non-conductive switching state to thereby place the output terminal in a floating state which is independent of the input signals.
2. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 1; wherein the switching devices comprise MOS transistors.
3. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 1; wherein the unidirectionally conductive devices comprise diodes.
4. A switching circuit from selecting an output signal from a plurality of input signals as claimed in claim 1; wherein the unidirectionally conductive devices are connected between respective ones of the input terminals and a substrate on which are formed the plurality of switching devices.
5. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 4; wherein the unidirectionally conductive devices comprise diodes switching devices comprise MOS transistors.
6. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 4; wherein the unidirectionally conductive devices comprise diodes.
8. A switching circuit according to claim 7; wherein all the switching means comprise electronic switching devices.
9. A switching circuit according to claim 8; wherein the electronic switching devices comprise MOS transistors.
10. A switching circuit according to claim 9; including plural unidirectionally conductive devices connected between respective ones of the input terminals and the control circuit means.
11. A switching circuit according to claim 10; wherein the unidirectionally conductive devices comprise diodes.
12. A switching circuit according to claim 9; including plural unidirectionally conductive devices connected between respective ones of the input terminals and a substrate on which are formed the MOS transistors.
13. A switching circuit according to claim 7; including plural unidirectionally conductive devices connected between respective ones of the input terminals and the control circuit means.
14. A switching circuit according to claim 13; wherein the unidirectionally conductive devices comprise diodes.
15. A switching circuit according to claim 13; wherein the control circuit means comprises a comparator having plural inputs connected to respective ones of the input terminals and an output, and a gate circuit having two inputs, one connected to the comparator output and the other connected to the control terminal, and an output connected to one of the switching means.
16. A switching circuit according to claim 7; wherein the control circuit means comprises a comparator having plural inputs connected to respective ones of the input terminals and an output, and a gate circuit having two inputs, one connected to the comparator output and the other connected to the control terminal, and an output connected to one of the switching means.
17. A switching circuit for selecting an output signal from a plurality of input signals, comprising: plural input terminals to which are applied respective input signals during use of the switching circuit; an output terminal; plural switching devices having conductive and non-conductive switching states for selectively switching the input signals to the output terminal; control circuit means for controlling the switching devices; and plural diodes each having an anode coupled to a respective one of the input terminals and a cathode coupled to a power source terminal of the control circuit means. 18. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 17; wherein the control circuit means comprises a comparator having plural inputs connected to respective ones of the input terminals. 19. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 17; wherein the switching devices comprise MOS transistors. 20. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 19; wherein the MOS transistors each comprise a gate electrode connected to an output of the control circuit means, a source region connected to one of the input terminals, and a drain region
connected to the output terminal. 21. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 20; including a substrate on which the MOS transistors are formed; and wherein the cathodes of the diodes are connected to the substrate. 22. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 17; wherein the control circuit means has a control terminal receptive of a voltage signal which enables the control circuit means to place the output terminal in a fixed voltage state or a floating voltage state according to the level of the voltage signal. 23. A switching circuit for selecting an output signal from a plurality of input signals, comprising: plural input terminals to which are applied respective input signals during use of the switching circuit; an output terminal; plural switching means having conductive and non-conductive switching states for selectively switching the input signals to the output terminal; control circuit means for controlling the switching means; and a plurality of unidirectionally conductive devices connected between respective ones of
the input terminals and the control circuit means. 24. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 23; wherein the control circuit means comprises a comparator having plural inputs each connected to a respective one of the input terminals. 25. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 23; wherein the unidirectionally conductive devices comprise diodes. 26. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 25; wherein each diode has an anode connected to a respective one of the input terminals and a cathode connected to a substrate on which are formed the plurality of switching means. 27. A switching circuit for selecting and output signal from a plurality of input signals as claimed in claim 26; wherein the plural switching means comprise MOS transistors formed on the substrate. 28. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 27; wherein each of the MOS transistors comprises a gate electrode connected to the control circuit means, a source region connected to one of the input terminals, and a drain region connected to the output terminal.
29. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 26; wherein the control circuit means has a power terminal connected to the cathodes of the diodes. 30. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 23; wherein the control circuit means has a power terminal connected to the unidirectionally conductive devices for powering the control circuit means through the unidirectionally conductive devices. 31. A switching circuit for selecting an output signal from a plurality of input signals as claimed in claim 30; wherein the control circuit means includes a control terminal to which a voltage signal is applied so that in operation of the switching circuit, when voltages are applied to the input terminals, the output terminal is selectively placed in a fixed voltage state or a floating voltage state according to the level of the applied voltage signal.

The present invention relates to a switching circuit of the monolithic IC type.

FIG. 2 shows a circuit diagram of the conventional switching circuit. Input terminals 1 and 2 receive different voltages V1 and V2, respectively. Either of the received voltages is outputted from an output terminal 5 through corresponding switching transistors 3 and 4. The voltages V1 and V2 are inputted into a comparator 6. The comparator 6 produces an output which is concurrently applied to a gate of the switching transistor 4 and to a gate of the other switching transistor 3 through an inverter 7.

In a condition where V1>V2, the comparator 6 produces an output having a high level so that the switching transistor 4 is turned off or placed in a non-conductive switching state. On the other hand, the output of the inverter 7 is held at a low level so that the other switching transistor 3 is turned on or placed on a conductive switching state. Consequently in this condition, the output terminal 5 provides the voltage V1. In a condition where V1<V2, the switching states of the switching transistors 3 and 4 are reversed so that the output terminal 5 provides the voltage V2. The comparator 6 and the inverter 7 are powered from the output terminal 5.

However, in this circuit construction, it is impossible to turn off both of the switching transistors so as to place the output terminal 5 in a floating state. The reason is that the switching transistor of the MOS type is structurally accompanied with a parasitic diode having an anode coupled to either of the input terminals 1 and 2 and a cathode coupled to the output terminal 5. Therefore, the output terminal 5 receives through the parasitic diode a voltage equal to the higher one of the input voltages minus the voltage drop across the parasitic diode. This voltage is effective to operate the comparator 6 and the inverter 7 to enable the same to turn on and off the switching transistors 3 and 4 to thereby constitute a current path having a voltage drop smaller than the voltage drop across the parasitic diode.

For the above described reason, the output terminal 5 necessarily provides the higher one of the voltages V1 and V2, thereby causing a problem that the floating state cannot be realized.

In order to solve the above noted problem of the prior art, an object of the present invention is to provide an improved switching circuit responsive to an external signal to place its output terminal in a floating state.

In realization of the aforesaid object, a pair of the switching transistors are integrated in the form of MOS transistors on a substrate, and their source region and drain region are electrically separated from the substrate. Further, a diode is formed between each of the input terminals and the substrate. Moreover, controlling circuits such as a comparator are powered through the substrate.

FIG. 1 is a circuit diagram of the inventive switching circuit; and

FIG. 2 is a circuit diagram of the conventional switching circuit.

Hereinafter, an embodiment of the invention is described in detail with reference to the drawings. FIG. 1 shows a circuit diagram of the monolithic switching circuit according to the invention. A pair of input terminals 1 and 2 are connected to an output terminal 5 through switching transistors 3 and 4, respectively. The input terminals 1 and 2 are connected also to a comparator 6 in manner similar to the conventional circuit. According to the invention, advantageously both the source and drain regions of the switching transistors 3 and 4 are electrically separated from a substrate on which the switching transistors 3 and 4 are formed. Further, the substrate is connected to a diode 8 having an anode coupled to the input terminal 1, and the substrate is also connected to another diode 9 having an anode coupled to the input terminal 2. Moreover, the substrate is also connected to a power supply line which is connected to a power source terminal 12 connected to the comparator 6 and a gate circuit 10. The gate circuit 10 has one input terminal connected to a control terminal 11 receptive of a control signal and another input terminal connected to an output terminal of the comparator 6. The comparator 6, gate circuit 10 and control terminal 11 comprise a control circuit which, as described below, controls the switching states of the switching transistors 3, 4.

In operation, when voltages V1 and V2 are applied to the input terminals 1 and 2, respectively, the comparator 6 and the gate circuit 10 are placed in the operative state since electric power is supplied thereto through the diodes 8 and 9, respectively. At this time, the supplied electric power source voltage applied to the power source terminal 12 is equal to the higher one of the voltages V1 and V2 minus a voltage drop developed across the corresponding diode. Then, the comparator 6 and gate circuit 10 operate according to the relative magnitude difference between the pair of voltages V1 and V2 to selectively turn on and off the switching transistors 3 and 4. In such operation, the control terminal 11 must be held at the high level.

On the other hand, when the control terminal 11 is switched to the low level, the output of the gate circuit 10 is turned to the high level so that the switching transistor 3 is turned off. If the condition V1>V2 is held at this time, the other switching transistor 4 is also turned off to thereby place the output terminal 5 in the floating state.

The inventive switching circuit can be constructed in the form of a monolithic IC integrated with all of the components including a comparator, a gate circuit and diodes, in the form of MOS transistors. Further, the diode is preferable composed of a Shottky barrier diode having a relatively small voltage drop in the forward direction in order to improve performance of the switching circuit.

As described above, according to the present invention, a diode is formed between each input terminal and a substrate in which the switching transistor is integrated in the form of a MOS transistor, and control circuits such as a comparator are powered through the substrate. By such a construction, the pair of switching transistors can be concurrently turned off in response to an external control signal so as to place the output terminal in the floating state in the switching circuit.

Shimoda, Sadashi

Patent Priority Assignee Title
6133777, Mar 13 1998 STMicroelectronics S.A. Selector circuit for the switching over of analog signals with amplitudes greater than that of the supply voltage
6208194, Dec 31 1998 HONEYWELL INC , A CORPORATION OF DELAWARE Synchronous rectifier MOFSET with controlled channel voltage drop
6566935, Aug 31 1999 STMicroelectronics S.A. Power supply circuit with a voltage selector
6744151, Sep 13 2002 Analog Devices, Inc. Multi-channel power supply selector
6833739, Jan 25 1999 SOCIONEXT INC Input buffer circuit for semiconductor device
6924694, May 23 2003 Kabushiki Kaisha Toshiba Switch circuit
7176728, Feb 10 2004 MORGAN STANLEY SENIOR FUNDING High voltage low power driver
7184313, Jun 17 2005 MORGAN STANLEY SENIOR FUNDING Method circuit and system for compensating for temperature induced margin loss in non-volatile memory cells
7221138, Sep 27 2005 MORGAN STANLEY SENIOR FUNDING Method and apparatus for measuring charge pump output current
7298181, Dec 06 2005 DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT Highest supply selection circuit
7317633, Jul 06 2004 MORGAN STANLEY SENIOR FUNDING Protection of NROM devices from charge damage
7352627, Jan 03 2006 MORGAN STANLEY SENIOR FUNDING Method, system, and circuit for operating a non-volatile memory array
7362161, Jan 30 2006 OKI SEMICONDUCTOR CO , LTD Power supply switching circuit, data processing device, and method of controlling data processing device
7369440, Jan 19 2005 MORGAN STANLEY SENIOR FUNDING Method, circuit and systems for erasing one or more non-volatile memory cells
7405969, Aug 01 1997 MORGAN STANLEY SENIOR FUNDING Non-volatile memory cell and non-volatile memory devices
7414330, Mar 02 2006 Himax Technologies Limited Power switch device
7420848, Jan 31 2002 MORGAN STANLEY SENIOR FUNDING Method, system, and circuit for operating a non-volatile memory array
7457183, Sep 16 2003 MORGAN STANLEY SENIOR FUNDING Operating array cells with matched reference cells
7466594, Aug 12 2004 MORGAN STANLEY SENIOR FUNDING Dynamic matching of signal path and reference path for sensing
7468926, Jan 19 2005 MORGAN STANLEY SENIOR FUNDING Partial erase verify
7512009, Apr 05 2001 MORGAN STANLEY SENIOR FUNDING Method for programming a reference cell
7532529, Mar 29 2004 MORGAN STANLEY SENIOR FUNDING Apparatus and methods for multi-level sensing in a memory array
7557467, Mar 02 2004 Sony Corporation Portable photographing apparatus and power switching control method
7605579, Sep 18 2006 MORGAN STANLEY SENIOR FUNDING Measuring and controlling current consumption and output current of charge pumps
7638835, Feb 28 2006 MORGAN STANLEY SENIOR FUNDING Double density NROM with nitride strips (DDNS)
7638850, Oct 14 2004 MORGAN STANLEY SENIOR FUNDING Non-volatile memory structure and method of fabrication
7652930, Apr 01 2004 MORGAN STANLEY SENIOR FUNDING Method, circuit and system for erasing one or more non-volatile memory cells
7668017, Aug 17 2005 MORGAN STANLEY SENIOR FUNDING Method of erasing non-volatile memory cells
7675782, Oct 29 2002 MORGAN STANLEY SENIOR FUNDING Method, system and circuit for programming a non-volatile memory array
7692961, Feb 21 2006 MORGAN STANLEY SENIOR FUNDING Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection
7701779, Sep 11 2006 MORGAN STANLEY SENIOR FUNDING Method for programming a reference cell
7738304, Jul 10 2002 MORGAN STANLEY SENIOR FUNDING Multiple use memory chip
7741736, Oct 09 2007 LENOVO INTERNATIONAL LIMITED System and method for multiple sense point voltage regulation
7743230, Jan 31 2003 MORGAN STANLEY SENIOR FUNDING Memory array programming circuit and a method for using the circuit
7760554, Feb 21 2006 MORGAN STANLEY SENIOR FUNDING NROM non-volatile memory and mode of operation
7786512, Jul 18 2005 MORGAN STANLEY SENIOR FUNDING Dense non-volatile memory array and method of fabrication
7808818, Jan 12 2006 MORGAN STANLEY SENIOR FUNDING Secondary injection for NROM
7964459, Oct 14 2004 MORGAN STANLEY SENIOR FUNDING Non-volatile memory structure and method of fabrication
8053812, Mar 17 2005 MORGAN STANLEY SENIOR FUNDING Contact in planar NROM technology
8116142, Sep 06 2005 MORGAN STANLEY SENIOR FUNDING Method and circuit for erasing a non-volatile memory cell
8253452, Feb 21 2006 MORGAN STANLEY SENIOR FUNDING Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same
8400841, Jun 15 2005 MUFG UNION BANK, N A Device to program adjacent storage cells of different NROM cells
Patent Priority Assignee Title
3383602,
4896061, Dec 13 1988 Siemens Aktiengesellschaft GaAs analog switch cell with wide linear dynamic range from DC to GHz
/
Executed onAssignorAssigneeConveyanceFrameReelDoc
Oct 19 1994Seiko Instruments Inc.(assignment on the face of the patent)
Date Maintenance Fee Events
Apr 12 2000M184: Payment of Maintenance Fee, 8th Year, Large Entity.
Mar 17 2004M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Apr 06 20024 years fee payment window open
Oct 06 20026 months grace period start (w surcharge)
Apr 06 2003patent expiry (for year 4)
Apr 06 20052 years to revive unintentionally abandoned end. (for year 4)
Apr 06 20068 years fee payment window open
Oct 06 20066 months grace period start (w surcharge)
Apr 06 2007patent expiry (for year 8)
Apr 06 20092 years to revive unintentionally abandoned end. (for year 8)
Apr 06 201012 years fee payment window open
Oct 06 20106 months grace period start (w surcharge)
Apr 06 2011patent expiry (for year 12)
Apr 06 20132 years to revive unintentionally abandoned end. (for year 12)