A lead frame and a semiconductor device wherein a through hole is formed in the center of a semiconductor chip-mounting surface of a chip pad at the center of the lead frame, the through hole being tapered or being one which corresponds to a surface area that is greater on the surface of the chip-mounting surface of the chip pad than on the surface of the side opposite to the chip-mounting surface thereof. This prevents the occurrence of cracks in the sealing plastic portion in the step of reflow soldering of the lead frame to the substrate.
|
1. In a lead frame comprising a unitary structure of a chip pad for mounting a semiconductor chip on a chip-mounting surface thereof and a group of chip pad supporting leads connected to said chip pad along said chip pad , the improvement wherein a through hole is formed in at least a portion of said chip pad, said through hole being projected in a direction which having an inner peripheral surface at least a part of which is tilted relative to a direction from normal to the plane of the chip-mounting surface of said chip pad.
6. In a lead frame comprising a unitary structure of a chip pad for mounting a semiconductor chip on a chip-mounting surface thereof, and a group of chip supporting leads connected to said chip pad along said chip pad , the improvement wherein a through hole is formed in at least a portion of said chip pad, said through hole having an a first opening on end in the chip-mounting surface of said chip pad that is , said first opening end being greater in area than the area corresponding to an a second opening thereof on end of said through hole in a surface of said chip pad opposing opposite to the chip-mounting surface thereof.
9. In a semiconductor device comprising a semiconductor chip, a chip pad having a chip-mounting surface for mounting said semiconductor chip, a group of leads electrically connected to said chip pad as a unitary structure along said chip pad, and having inner leads disposed within said group of leads ends, and a plastic portion for sealing the semiconductor chip, said chip pad and said inner leads, the improvement wherein a through hole is formed in at least a portion of said chip pad, said through hole being projected in a direction having an inner peripheral surface at least a part of which is tilted relative to a direction from normal to the plane of the chip-mounting surface of said chip pad.
2. A lead frame according to
3. A lead frame according to
4. A lead frame according to
5. A lead frame according to
7. A lead frame according to
8. A lead frame according to
10. A semiconductor device according to
11. A semiconductor device according to
12. A semiconductor device according to
13. A semiconductor device according to % of the area of said chip-mounting surface.
|
illustrating a portion
The lead frame and semiconductor device according to embodiments of the present invention will now be described in conjunction with the drawings.
The semiconductor chip 4 is composed of silicon (Si) whose coefficient of linear expansion α is about 3×10-6/°C C. The lead frame is usually composed of a 42 alloy (Fe-
In the conventional semiconductor device, the constituent materials have dissimilar coefficients α of linear expansion. Therefore, the chips constructed in a large size are accompanied by such problems as cracking resulting from the step of die bonding for joining mounting the chip and on the chip pad together or due to temperature aging after the die bonding and cracking in the plastic at the lower edge of the chip pad due to cooling after the semiconductor device is sealed with plastic or due to temperature cycle testing. Furthermore, if the a semiconductor device left to stand in the air for extended periods of time is mounted on the surface of the a substrate, cracks often develop in the plastic (hereinafter referred to as crack in during the solder reflow). Contents of the defective modes will now be described.
The thermal stress is generated at the time of die bonding since the semiconductor chip and the chip pad material have dissimilar coefficients of linear expansion. If the adhesive yields, therefore, tensile stress results on the surface of the element chip due to temperature aging after the die bonding.
In the case of the copper (Cu) lead frame and the adhesive composed of a 95 Pn-5 Sn solder, the tensile stress becomes as shown in FIG. 35. The tensile stress increases with the increase in the chip size, and often exceeds the breaking strength of the chip. It is therefore attempted to use a lead frame material of the Fe-Ni type having a small coefficient of expansion and to use a die bonding agent having a very small elasticity, to decrease the stress that results in the chip.
The cracks develop in the plastic at the lower corner of the chip pad during the temperature cycle testing cycling since the stress developed is concentrated at the lower corner of the chip pad due to difference in the coefficient of linear expansion between the lead frame material and the plastic material. In particular, if the plastic peels off from the chip pad of the side opposite to the chip, the stress at the lower corner of the chip pad increases stepwisely as shown in FIG. 36. The stress increases so rapidly with the increase in the chip pad siz size (chip size) that cracks develop in the plastic. A curve i represents peeling between the chip pad and the plastic, which exhibits relative slippage, and a curve ii represents whole-surface adhesion without relative slippage. To prevent the cracks from developing in the plastic at the lower corner of the chip pad, holes are formed (referred to as dimple formation) in the chip pad on the side opposite to the chip, and the plastic is charged into the holes thereby preventing the relative slippage caused by the peeling between the chip pad and the plastic portion.
To mount the semiconductor device on the substrate practically, the solder connection portion of the lead and the connection portion of the substrate are tentatively adhered together with a solder paste or the like, and the whole substrate is heated up 200°C to 250°C C. for several tens of seconds to several minutes, for example, by an infrared ray reflow equipment or by a vapor phase reflow equipment. The semiconductor device is thus joined with the solder and is mounted on the substrate. This is called a reflow soldering process.
In fact, however, cracks develop in the plastic during the reflow soldering process if the above-mentioned reflow is carried out using the semiconductor device that is left to stand in the atmosphere for extended periods of time or using the semiconductor device that is preserved in an environement environment having a relatively high humidity even for a short period of time.
This is due to the following reasons. That is, the plastic absorbs moisture in the air while the semiconductor device is being preserved, and the moisture remains in the plastic or in a small gap between the plastic portion and the surface of the chip pad on which the plastic is adhered. If the semiconductor device that has absorbed moisture is subjected to the reflow soldering process, the moisture on the interface between the plastic and the chip pad turns into vapor and expands due to quick heating, and a an excessive stress is generated in the plastic as a result of the vapor pressure. Even if there is no moisture on the interface of adhesion, the moisture contained in the plastic diffuses and is condensed on the interface of adhesion giving rise to the generation of stress in the plastic in a manner as described above.
Thus, there develop reflow cracks as designated at 10 in FIG. 6.
According to this the embodiment as shown in
After the die bonding, the package is prepared through the step of molding. Next, discussed below are cracks that develop in the plastic at the lower corner of the chip pad due to the temperature cycle testing. The plastic cracks at the lower corner of the chip pad develop in many cases at the center in of the short long side of the chip pad. Therefore, a chip pad width of 4.2 mm is selected. In
Finally, the effect for the reflow soldering is calculated. In using the conventional chip pad having a size of 4.3 mm×9.3 mm, it is presumed that the back surface of the chip and the plastic interface are peeled off from each other in the embodiment of the invention, the length of the short side of the peeled portion being 2.4 mm, and the length of the long side being 2.6 mm. In compliance with the equation (1), therefore, B=0.5 and a=4.2 mm in the case of the conventional chip pad, and B=0.33 and a=2.4 mm in the case of the chip pad of the embodiment of the invention. According to the embodiment of the present invention, therefore, a maximum stress σmax of the semiconductor devices decreases to about 22% compared with that of the conventional device. If the breaking strength of the plastic remains the same, resistance against the pressure increases by 4.6 times.
According to the embodiment of the invention as described above, the strength can be strikingly increased against the propensity for chip cracks, against plastic cracks at the lower corner of the chip pad caused by the temperature cycle testing cycling, and against reflow cracks.
As for the plastic cracks at the lower corner of the chip pad caused by the temperature cycle testing cycling, the relative slippage between the chip pad of the side opposite to the chip and the plastic is prevented by the plastic 20 that is charged into the portions holes formed by punching the chip pad. Therefore, generation of the stress can be suppressed at the lower corner of the chip pad, and plastic cracks are prevented from developing.
The coefficient of linear expansion of the plastic is greater than that of the chip pad. When subjected to a high temperature at the time of reflow soldering, therefore, the plastic being charged into perforated portions as designated at 20 in
Referring to
Referring to
With reference to
With reference to
The aforementioned embodiments may be put into practice individually or in suitable combinations.
According to the aforementioned embodiments, only a central portion of the chip is joined in die-bonding the chip and bonded to the chip pad together . Therefore, the stress that is generated in the chip as a result of the die bonding or as a result of the subsequent temperature aging is suppressed, and the chip is prevented from breaking.
Since the plastic is charged into a through hole formed in the chip pad to form a protrusion of the plastic, there develops no relative slippage in the adhering portion between the plastic and the chip pad of on the side thereof opposite to the chip. Therefore, the plastic stress that would otherwise result at the lower edge of the chip pad decreases significantly, and so that the life of the device increases greatly against the temperature cycle.
Furthermore, since side surfaces an inner peripheral surface of the through hole formed in the chip pad prevent the plastic from swelling despite the vapor pressure at the time of reflow soldering, the resistance increases greatly against the reflow cracks.
Kitano, Makoto, Yaguchi, Akihiro, Miura, Hideo, Shimizu, Ichio, Nishimura, Asao, Kawai, Sueo, Ozaki, Toshinori, Hattori, Toshio, Sakata, Souji, Hatsuda, Toshio, van Koten nee Kitabayashi, Chikako
Patent | Priority | Assignee | Title |
6661089, | May 19 2000 | Siliconware Precision Industries Co., Ltd. | Semiconductor package which has no resinous flash formed on lead frame and method for manufacturing the same |
6692993, | Oct 13 1998 | Intel Corporation | Windowed non-ceramic package having embedded frame |
6803258, | Aug 07 1998 | RENESAS SEMICONDUCTOR PACKAGE & TEST SOLUTIONS CO , LTD | Semiconductor device |
6867481, | Apr 11 2003 | Semiconductor Components Industries, LLC | Lead frame structure with aperture or groove for flip chip in a leaded molded package |
6867483, | Sep 13 2000 | CARSEM M SDN BHD | Stress-free lead frame |
7026707, | Oct 13 1998 | Intel Corporation | Windowed package having embedded frame |
7034382, | Apr 16 2001 | Macom Technology Solutions Holdings, Inc | Leadframe-based chip scale package |
7081666, | Apr 11 2003 | Semiconductor Components Industries, LLC | Lead frame structure with aperture or groove for flip chip in a leaded molded package |
7223631, | Oct 13 1998 | Intel Corporation | Windowed package having embedded frame |
7288833, | Sep 13 2000 | CARSEM M SDN BHD | Stress-free lead frame |
7525179, | Apr 11 2003 | Semiconductor Components Industries, LLC | Lead frame structure with aperture or groove for flip chip in a leaded molded package |
7560311, | Apr 16 2002 | Semiconductor Components Industries, LLC | Robust leaded molded packages and methods for forming the same |
7741161, | Dec 31 2003 | Carsem (M) SDN. BHD. | Method of making integrated circuit package with transparent encapsulant |
7786554, | Sep 13 2000 | Carsem (M) SDN. BHD. | Stress-free lead frame |
Patent | Priority | Assignee | Title |
4048438, | Oct 23 1974 | AMP Incorporated | Conductor patterned substrate providing stress release during direct attachment of integrated circuit chips |
4523218, | Sep 29 1981 | Sumitomo Metal Mining Company, Ltd. | Lead frame for integrated circuits and method of fabricating the same |
4589010, | Apr 28 1981 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Method for manufacturing a plastic encapsulated semiconductor device and a lead frame therefor |
4797726, | Feb 10 1981 | Pioneer Electronic Corporation | Lead frame including deformable plates |
JP16555, | |||
JP5253665, | |||
JP5295173, | |||
JP5332672, | |||
JP5814557, | |||
JP60118252, | |||
JP60181051, | |||
JP6215845, | |||
JP6240287, | |||
JP6256590, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
May 24 1995 | Hitachi, Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Date | Maintenance Schedule |
May 07 2005 | 4 years fee payment window open |
Nov 07 2005 | 6 months grace period start (w surcharge) |
May 07 2006 | patent expiry (for year 4) |
May 07 2008 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 07 2009 | 8 years fee payment window open |
Nov 07 2009 | 6 months grace period start (w surcharge) |
May 07 2010 | patent expiry (for year 8) |
May 07 2012 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 07 2013 | 12 years fee payment window open |
Nov 07 2013 | 6 months grace period start (w surcharge) |
May 07 2014 | patent expiry (for year 12) |
May 07 2016 | 2 years to revive unintentionally abandoned end. (for year 12) |