A method for reducing the transient response time of a voltage regulator when the load attached to it is entering or exiting a lower power consumption level by changing the bandwidth of the voltage regulator without compromising its stability, and a bandwidth regulator for implementing such a method are disclosed, wherein the bandwidth of the voltage regulator is changed based on a signal sent by a control device when it senses that the component is about to change power consumption levels.
|
11. A voltage regulator capable of operating with two or more bandwidths comprising:
a first input; an output coupled to a dynamic load capable of operating at either of at least two power consumption levels responsive to an access signal; a second input for receiving a control signal for switching the operation of the voltage regulator from one bandwidth to another bandwidth; and a regulating means coupled to the second input for changing the bandwidth of the voltage regulator responsive to the control signal, wherein the control signal is responsive to the access signal.
25. A method for regulating the voltage of an electronic system having a voltage regulator and at least one component capable of operating at either of at least two levels of power consumption, the component having a power supply input coupled to an output of the voltage regulator, comprising:
detecting that the component is about to start and stop being accessed; changing the bandwidth of the voltage regulator from a first bandwidth to a second bandwidth responsive to detecting that the component is about to start and stop being accessed; changing the level of power consumption of the component from a first power consumption level to a second power consumption level.
0. 30. An electronic system, comprising:
a component operable to receive a power signal and a first control signal, the component operable to change from operating at a first power-consumption level to operating at a second power-consumption level in response to the first control signal; a controller coupled to the component and operable to receive a component-access signal and to generate the first control signal and a second control signal in response to the component-access signal; and a power regulator coupled to the component and to the controller and operable to generate the power signal and to change from operating at a first bandwidth to operating at a second bandwidth in response to the second control signal.
18. A computer comprising:
a voltage regulator capable of operating with two or more bandwidths comprising a first input, a second input, an output, and a regulating means coupled to the second input for stabilizing the voltage regulator by switching from one bandwidth to another bandwidth responsive to a control signal; a dynamic load, having a power supply input coupled to the output, and a control input, the dynamic load capable of operating at either of at least two levels of power consumption; and, a control device for detecting changes in operating conditions of the computer, and having a first control output coupled to said control input of the dynamic load, and a second control output coupled to said second input of said voltage regulator; wherein said regulating means changes the bandwidth of said voltage regulator responsive to the control device detecting the dynamic load is going to start and stop being accessed.
1. The electronic system comprising:
at least one component capable of operating at either of at least two power consumption levels, having a power supply input, and a control input; a control device for detecting that the component is to start and stop being accessed prior to the component being accessed based on an access signal, the control device having an access signal input, a first control output coupled to the control input of the component for signaling the component to switch from one power consumption level to another power consumption level, and a second control output for producing a control signal responsive to the access signal; a power supply including: a voltage regulator capable of operating with two or more bandwidths comprising: a first input coupled to a power source; a second input coupled to the second control output for receiving the control signal the voltage regulator switches from one bandwidth to another bandwidth responsive to the control signal received at the second input; and, an output coupled to the power supply input of the component. 2. The electronic system according to
3. The electronic system according to
4. The electronic system according to
5. The electronic system according to
7. The electronic system according to
8. The electronic system according to
a first compensation capacitor; and a first analog switch for bypassing the first compensation capacitor when the voltage regulator switches from one bandwidth to another bandwidth.
9. The electronic system according to
a plurality of compensation capacitors, each compensation capacitor providing an optimum operating bandwidth for one of the components operating at a power consumption level higher than its lower power consumption level; and, a plurality of analog switches, each analog switch for bypassing one or more of the compensation capacitors when the voltage regulator switches from one bandwidth to another bandwidth.
10. The electronic system according to
12. The voltage regulator according to
13. The voltage regulator according to
14. The voltage regulator according to
a first compensation capacitor; and a first analog switch for bypassing the first compensation capacitor when the regulating means is changing the bandwidth of said voltage regulator from one bandwidth to another bandwidth.
15. The voltage regulator according to
a plurality of compensation capacitors, each compensation capacitor providing an optimum operating bandwidth for one of said components operating at a power consumption level higher than its lowest power consumption level; and, a plurality of analog switches, each analog switch for bypassing one or more of the compensation capacitors when the regulating means is changing the bandwidth of the voltage regulator from one bandwidth to another bandwidth.
16. The voltage regulator according to
19. The computer of
21. The computer of
22. The voltage regulator according to
a plurality of compensation capacitors, each compensation capacitor providing an optimum operating bandwidth for one of said components operating at a power consumption level higher than its lowest power consumption level; and, a plurality of analog switches, each analog switch for bypassing one or more of the compensation capacitors when the regulating means is changing the bandwidth of the voltage regulator from one bandwidth to another bandwidth.
24. The computer according to
26. The method of
detecting that the voltage regulator is delivering the voltage required by the component, performed after the step of changing the level of power consumption of the component from the first power consumption level to the second power consumption level; and changing the bandwidth of the voltage regulator from the second bandwidth to the first bandwidth.
27. The method of
detecting that the voltage regulator is delivering the voltage required by the component, performed after the step of changing the level of power consumption of the component from the first power consumption level to the second power consumption level; changing the bandwidth of the voltage regulator from the second bandwidth to a third bandwidth.
28. The method of
detecting that the component is about to start and stop being accessed; changing the bandwidth of the voltage regulator from the third bandwidth to the second bandwidth; and changing the level of power consumption of the component from the third power consumption level to the second power consumption level.
29. The method of
0. 31. The electronic system of
|
The present invention relates to the field of integrated circuits, and is more specifically directed to voltage regulators.
Referring to
The dynamic load 44 can be any component of the computer that can operate at either of at least two power consumption levels, one of which is preferably a sleep or power-down mode. A microprocessor can be used as a typical dynamic load 44. Many microprocessors now manufactured can operate at both a power-up mode and a power-down mode. Additionally, because microprocessors consume a significant amount of power it is advantageous to bring the microprocessor into a power-down mode when it is not being accessed. The dynamic load 44 (hereinafter referred to as microprocessor 44), has a second input connected via the second line 62 to the first output of a control device 42. A third line 64 connects a second output of the control device 42 to the second input 52 of the voltage regulator 40.
The control device 42 has a sensing means that detects whether the microprocessor 44 needs to be accessed, for example when there is an input on one of the input devices, such as a keystroke, or when the microprocessor needs to access a drive. The sensing means is typically an integrated circuit dedicated to monitoring access to the microprocessor, e.g. such as a keyboard monitoring circuit or an application specific integrated circuit dedicated to monitoring access to the microprocessor, both of which are well known in the art.
The first and second bandwidths are dependent on the desired operation of the voltage regulator 40 and of the microprocessor 44. In the power-down mode the microprocessor 44 draws very little current, in the present technology the microprocessor typically draws 100 μA in the power-down mode. When the microprocessor 44 wakes up, i.e. exits the power-down mode and powers up, it starts to draw much more current, in modern technology a typical microprocessor may require as much as 10 A. The time period within which the voltage regulator needs to respond to this increase in current, i.e. the transient time, is usually short, on the order of 1 μsec with current microprocessors. The first bandwidth is chosen based on the desired stability of the voltage regulator, and typically is low. The stability of the voltage regulator 40 is dependent on the compensation capacitor, which is typically 10 pF to 100 pF, and the load capacitor, which is a combination of the capacitance of the microprocessor and any capacitors in parallel with the microprocessor 44 connected to the output of the voltage regulator 40. The capacitance of the microprocessor 44 is typically very small compared to the capacitor in parallel with it and is thus practically negligible. Therefore, the load capacitor can be fairly accurately approximated by the capacitor across the output of the voltage regulator 40, which can typically be between 0.1 μF to 100 μF.
A smaller load capacitor is both easier to use and is more environmentally friendly, i.e. easier to recycle after it is not needed, however it reduces the stability of the voltage regulator. The decrease in the load capacitor can be compensated by an increase in the compensation capacitor to ensure the stability of the circuit, i.e. as the load capacitor is reduced the compensation capacitor should be increased. Unfortunately increasing the compensation capacitor reduces the bandwidth of the voltage regulator, and therefore increases its transient response time. However, since the bandwidth is also dependent on the load capacitor compensation of the load capacitor is typically needed since a small load capacitor produces a higher bandwidth, which may cause instability.
The first bandwidth is chosen to insure the stability of the voltage regulator 40 based on the above relationship of the compensation capacitor and the load capacitor, and also on the capacitance of the passive element of the voltage regulator. For example, the first bandwidth can be on the order of one to several kiloHertz. The second bandwidth is chosen to allow the voltage regulator to quickly respond to the large change of current demand by the microprocessor, thus reducing the transient time. For example, for a current step of five orders of magnitude, described above, with the transient time being about 10 μsec, the second bandwidth can be in the range of 100 kHz to 1 MHz.
Referring still to FIG. 2 and
When the voltage regulator 40 starts to deliver the required voltage to the microprocessor 44, at t4, the logic state of the third line 64 goes back to the first logic state. Preferably the control means 42 changes the logic state of the third line 64 back to the first logic state after a known time interval. One skilled in the art can calculate the time interval from t2, the time the microprocessor requires a higher current, until t4, the time at which the voltage regulator starts to deliver the voltage required by the load, based on the bandwidth of the voltage regulator, the load capacitor, the input voltage of the voltage regulator 40, and the properties of the microprocessor 44, such as the rate at which the microprocessor's current demand changes. However, the control means 42 can change the logic state of the third line 64 based on any known means of detecting that the required voltage is being delivered, such as: monitoring the microprocessor 44 through a monitoring circuit that can sense that the microprocessor is receiving the required load, or monitoring the voltage regulator 40 through its feedback loop.
The voltage regulator 40 can now either remain at the second bandwidth or the regulating means can change its bandwidth either back to the first bandwidth, or to a third bandwidth that is optimal for the size of the load capacitor. A larger load capacitor can lower the bandwidth that allows the load to continue drawing the required current and the proper voltage without oscillating. The compensation capacitor of the voltage regulator shifts the position of the pole produced by the load capacitor to increase the stability of the voltage regulator. Therefore, if the compensation capacitor is large enough to compensate for the load, the bandwidth of the voltage regulator 40 can be returned to the first bandwidth, otherwise a second compensation capacitor that would produce a third bandwidth can be selected. The third bandwidth is based on the need for a bandwidth high enough to permit the voltage regulator 40 to deliver the required current and the proper voltage, yet keep the bandwidth as low as possible, to enhance the stability of the voltage regulator 40. Therefore, a second value for the compensation capacitor can be selected to optimize a bandwidth for the size of the load capacitor.
The transition into the power-down mode follows a similar process. The time t5 at which the microprocessor should enter the power-down mode is typically determined through the operating system monitoring the access to the microprocessor and determining that there has been no request to access it for a specific amount of time. At t5 the sensing means of the control device 42 senses that the microprocessor should enter the power-down mode, typically by a change in the logic state of the input line 70 generated by the operating system. At time t6, control device 42 changes the logic state on the third line 64 from the first logic state (preferably low) at which it is normally kept to a second logic state (preferably high). This signals the regulating means, connected to the second input 52 of the voltage regulator, to change the bandwidth of the voltage regulator 40 from the first or third bandwidth at which it is operating to the second bandwidth.
At t7, the control device 42 changes the logic state of the second line 62 from the second logic state to the first logic state, signaling the microprocessor 44 to enter into the power-down mode. This can occur at the same time as the logic state on the third line 64 changes, signaling the voltage regulator 40 to change its bandwidth, making t7 equal to t6, or a short period of time, for example 200 nsec, after the logic state on the third line 64 changes. The higher bandwidth allows the voltage regulator 40 to respond to the reduction in the current demand quicker, reducing the amount of time the microprocessor 44 is getting too much current.
When the voltage regulator 40 starts to deliver the required voltage to the microprocessor 44, at t8, the logic state of the third line 64 goes back to the first logic state. Preferably the control means 42 changes the logic state of the third line 64 back to the first logic state after a known time interval. One skilled in the art can calculate the time interval from t6, when the microprocessor requires a lower current, to t8, the time at which the voltage regulator 40 starts to deliver the proper voltage, based on the same criteria that the interval from t2 to t4 is calculated, i.e. bandwidth of the voltage regulator 40, the load capacitor and the properties of the microprocessor 44. However, this can also be done by any known means of detecting that the current and voltage required by the load are supplied. Some examples such means are: monitoring the microprocessor 44 through a monitoring circuit that can sense that the microprocessor 44 is receiving the required current and voltage, or monitoring the voltage regulator 40 through its feedback loop. The voltage regulator 40 can now either remain at the second bandwidth or the regulating means can change its bandwidth back to the first bandwidth.
Referring to
The regulating means is typically in the gain stage 84 of the voltage regulator 40. In this embodiment the gain stage 84 includes an amplifier 90, a resistor 92, and a first capacitor 94, configured as a differentiator. The first capacitor 94 is the compensation capacitor. The gain stage 84 also includes a first analog switch 96. In the preferred embodiment of the invention the analog switched is connected in the manner where it minimizes the charge injection of the analog switch 96. For example in the embodiment of the regulating means shown in
In an alternative embodiment a second capacitor 98 is connected in parallel with the first capacitor 94, as illustrated in
When different dynamic loads can be attached in turn to the output of the voltage regulator 40, additional capacitors 102 and analog switches 104 can be added. Since the bandwidth of the voltage regulator 40 varies based on the size of the compensation capacitor, the capacitors can be designed to tailor the bandwidth to the optimum bandwidth for a particular load, and the capacitor associated with a particular load can be switched in when a particular dynamic load 44 is attached. At t4, when the voltage regulator 40 starts delivering required voltage, the analog switch corresponding to the capacitor than produces the optimum bandwidth for the particular dynamic load 44 is closed.
Referring to
At t2 and t5 the control device 42 signals to the regulating means to change the bandwidth of the voltage regulator by changing the logic state on the line corresponding to the connected dynamic load 44. The frequency divider 116 supplies the multiplexer 114 with the frequency which will produce a bandwidth at which the transient response time would be shortest for the particular dynamic load 44, this will typically be a high frequency in order to produce a high bandwidth. The multiplexer 114 then sets the effective resistance of the switched capacitor 112 to this frequency. This changes the bandwidth of the voltage regulator 40 to the second bandwidth, thereby reducing the time it takes voltage regulator 40 to begin to deliver the required voltage, i.e., reducing the transient response time.
At t4 and t8, when the voltage regulator 40 is delivering required voltage, the control device 42 can again signal to the regulating means to change the bandwidth of the voltage regulator by changing the logic state on the line corresponding to the connected dynamic load 44. The frequency divider 116 supplies the multiplexer 114 with the frequency which will produce the optimal bandwidth for the particular dynamic load 44. The multiplexer 114 then sets the effective resistance of the switched capacitor 112 to this frequency, thereby changing the bandwidth of the voltage regulator 40 to either the first of third bandwidth.
Therefore the invention allows a quick response to the large increase or decrease in current required by the microprocessor 44 of a voltage regulator 40 when the microprocessor 44 is changing its level of power consumption. This is accomplished without compromising the stability of the voltage regulator 40. This s particularly advantageous for systems where a component can enter a power-down mode to reduce its power consumption, such as: battery operated systems where the reduction of power consumption will lead to an increase in battery life, "green" PCs designed to consume less power in an effort to allow more people access to computers without requiring an increase in generated power, and in an effort to preserve natural resources.
While the invention has been specifically described with reference to a preferred embodiment, it will be understood by those of ordinary skill in the prior art having reference to the current specification and drawings that various modifications may be made and various alternatives are possible therein without departing from the spirit and scope of the invention.
For example:
Although the control means is described as being a located outside of the microprocessor, it can be located inside the microprocessor but would remain active when the microprocessor is in the power-down mode.
Additionally, the control device can be any of the various microprocessor auxiliary chips, e.g. chips which include voltage or power-monitoring functions.
While the dynamic load is described as a microprocessor, any other component that can operate in at least two power consumption levels may be used.
Although only one power-down mode is described, the load can operate at several power-down modes.
While the voltage source is described as a battery, any power source may be used.
Additionally while the system is described using a linear voltage regulator a switched regulator may be used without departing from the scope of the invention.
Furthermore, while the invention is described with relation to a computer, the invention can be used in a the electrical system of an automobile, or any other system where a it is advantageous to place at least one of the system's component into a power-down mode to reduce the amount of power consumed by the system, without departing from the scope of the invention.
Patent | Priority | Assignee | Title |
10162774, | Mar 12 2007 | TAMIRAS PER PTE. LTD., LLC | Intelligent voltage regulator |
10193531, | Jan 14 2016 | pSemi Corporation | Digital step attenuator |
10545519, | Mar 12 2007 | TAMIRAS PER PTE. LTD., LLC | Intelligent voltage regulator |
11237578, | Mar 12 2007 | TAMIRAS PER PTE. LTD., LLC | Intelligent voltage regulator |
6632031, | Mar 28 2002 | Infineon Technologies Austria AG | Shunt transient voltage regulator in a processor package, method of making same, and method of using same |
6642698, | Jan 27 2000 | Infineon Technologies Austria AG | Method and apparatus for distributing power to an integrated circuit |
6693412, | Jun 24 2002 | Intel Corporation | Power savings in a voltage supply controlled according to a work capability operating mode of an integrated circuit |
6982500, | Mar 11 2002 | Intel Corporation | Power-down scheme for an on-die voltage differentiator design |
6998850, | Oct 10 2003 | Agilent Technologies, Inc. | Systems and methods for measuring picoampere current levels |
7049802, | Jun 24 2002 | Intel Corporation | Power savings in a voltage supply controlled according to a work capability operating mode of an integrated circuit |
7281866, | Mar 28 2002 | Infineon Technologies Austria AG | Shunt voltage regulator and method of using |
7529955, | Jun 30 2005 | Intel Corporation | Dynamic bus parking |
7543164, | Jun 24 2002 | Intel Corporation | Power savings in a voltage supply controlled according to a work capability operating mode of an integrated circuit |
7834600, | Dec 14 2006 | Analog Devices International Unlimited Company | Regulated power supply system and an operating method therefore |
8089306, | Mar 12 2007 | TAMIRAS PER PTE LTD , LLC | Intelligent voltage regulator |
8179193, | Mar 12 2007 | TAMIRAS PER PTE LTD , LLC | Intelligent voltage regulator |
8269531, | Mar 12 2007 | TAMIRAS PER PTE LTD , LLC | Programmable power supervisor |
8278978, | Mar 12 2007 | TAMIRAS PER PTE LTD , LLC | Programmable voltage regulator |
8280060, | Mar 12 2007 | MONTEREY RESEARCH, LLC | Secure wireless transmission |
8423800, | Dec 22 2009 | Intel Corporation | Switched capacitor voltage regulator with high efficiency over a wide voltage range |
8471609, | Mar 12 2007 | TAMIRAS PER PTE LTD , LLC | Intelligent power supervisor |
8510584, | Mar 12 2007 | TAMIRAS PER PTE LTD , LLC | Ultra low power sleep mode |
8680902, | Mar 12 2007 | TAMIRAS PER PTE LTD , LLC | Programmable power supervisor |
8761397, | Mar 12 2007 | MONTEREY RESEARCH, LLC | Secure wireless transmission |
8786357, | Mar 12 2007 | TAMIRAS PER PTE LTD , LLC | Intelligent voltage regulator |
8856562, | Dec 22 2009 | Intel Corporation | Switched capacitor voltage regulator with high efficiency over a wide voltage range |
9143027, | Mar 12 2007 | TAMIRAS PER PTE LTD , LLC | Intelligent power supervisor |
9210571, | Mar 12 2007 | MONTEREY RESEARCH, LLC | Secure wireless communication |
9429964, | Mar 12 2007 | TAMIRAS PER PTE LTD , LLC | Intelligent voltage regulator |
9935614, | Oct 08 2015 | pSemi Corporation | Multi-state attenuator |
Patent | Priority | Assignee | Title |
4318039, | Jan 10 1980 | The Nixdorf Computer Corporation | Switching power supply regulator utilizing linear regulator device |
4366433, | Jun 30 1979 | Fujitsu Fanuc Limited | Output voltage-drop detecting apparatus technical field |
4400660, | Sep 23 1981 | ALLIANT TECHSYSTEMS INC | Wide bandwidth high voltage regulator and modulator |
4540952, | Sep 08 1981 | AT&T Bell Laboratories; Bell Telephone Laboratories, Incorporated | Nonintegrating receiver |
4628247, | Aug 05 1985 | SGS-THOMPSON MICROELECTRONICS, INC A CORP OF DE | Voltage regulator |
4633162, | Nov 15 1983 | SGS-ATES Deutschland Halbleiter Bauelemente GmbH | Series voltage regulator employing a variable reference voltage |
4857823, | Sep 22 1988 | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | Bandgap voltage reference including a process and temperature insensitive start-up circuit and power-down capability |
4908566, | Feb 22 1989 | Intersil Corporation | Voltage regulator having staggered pole-zero compensation network |
4980836, | Oct 14 1988 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Apparatus for reducing computer system power consumption |
5168209, | Jun 14 1991 | Texas Instruments Incorporated | AC stabilization using a low frequency zero created by a small internal capacitor, such as in a low drop-out voltage regulator |
5191278, | Oct 23 1991 | International Business Machines Corporation | High bandwidth low dropout linear regulator |
5191555, | Jul 31 1990 | Texas Instruments, Incorporated; Texas Instruments Incorporated | CMOS single input buffer for multiplexed inputs |
5412346, | Dec 13 1993 | CHASE MANHATTAN BANK, AS ADMINISTRATIVE AGENT, THE | Variable gain voltage signal amplifier |
5448156, | Sep 02 1993 | Texas Instruments Incorporated | Low power voltage regulator |
5453678, | Jun 25 1992 | SGS-Thomson Microelectronics S.r.l. | Programmable-output voltage regulator |
5486791, | Jan 09 1992 | Analog Devices, Inc. | Programmable gain amplifier |
5548206, | Sep 30 1993 | National Semiconductor Corporation | System and method for dual mode DC-DC power conversion |
5648718, | Sep 29 1995 | SGS-Thomson Microelectronics, Inc. | Voltage regulator with load pole stabilization |
EP531945, | |||
EP547916, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
May 19 1998 | SGS-Thomson Microelectronics, Inc | STMicroelectronics, Inc | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 012842 | /0463 | |
Apr 28 2000 | STMicroelectronics, Inc. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Sep 29 2005 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Sep 28 2009 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
May 21 2005 | 4 years fee payment window open |
Nov 21 2005 | 6 months grace period start (w surcharge) |
May 21 2006 | patent expiry (for year 4) |
May 21 2008 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 21 2009 | 8 years fee payment window open |
Nov 21 2009 | 6 months grace period start (w surcharge) |
May 21 2010 | patent expiry (for year 8) |
May 21 2012 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 21 2013 | 12 years fee payment window open |
Nov 21 2013 | 6 months grace period start (w surcharge) |
May 21 2014 | patent expiry (for year 12) |
May 21 2016 | 2 years to revive unintentionally abandoned end. (for year 12) |