Integrated circuitry for selectively introducing capacitance and for controlling the transconductance transfer function of one or more amplifiers includes concatenated differential amplifiers with one or more pairs of switchable capacitive components differentially connected across outputs of the differential amplifiers to facilitate operation over a wide range of operating frequencies under control of external signals.
|
0. 31. Integrator apparatus comprising:
an amplifier including a pair of outputs and being responsive to a differential input signal for producing differential output signals on the pair of outputs; and a capacitance in communication with the pair of outputs and to a first control signal, the capacitance comprising plural transistors having gates connected to respective ones of the pair of and having sources and drains connected in common to receive said control signal for altering the capacitance in response to the first control signal applied to the sources and drains thereof.
0. 13. Integrator apparatus comprising:
a plurality of differential amplifiers, each having: a pair of inputs connected in common to receive an applied differential signal a pair of outputs connected in common to output a differential amplified signal, and a transfer function from inputs thereof to outputs thereof that is controllable in response to a control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof to the outputs thereof, wherein the plurality of differential amplifiers are of the same conductivity type.
0. 7. Integrator apparatus comprising:
an amplifier including a pair of outputs and being responsive to differential input signals for producing differential output signals on the pair of outputs; and a capacitive element connected to the pair of outputs and to a common source of a control signal, the capacitive element including two field-effect transistors having gates connected to respective ones of the pair of outputs and having sources and drains connected in common to receive said control signal for altering the capacitance of said capacitive element in response to the control signal applied to the sources and drains thereof.
1. Integrator apparatus comprising:
an amplifier including a pair of outputs and being responsive to differential input signals for producing differential output signals on the pair of outputs; and a pair of capacitive components connected to the pair of outputs and to a common source of first control signal, the capacitive components including insulated-gate, field-effect transistors having gates connected to respective ones of the pair of outputs and having sources and drains connected in common to receive said first control signal for altering the capacitance of each said pair of capacitive component components in response to the first control signal applied to the sources and drains thereof.
0. 39. Integrator apparatus comprising:
a plurality of differential amplifiers, each having: a pair of inputs connected in common to receive an applied differential signal a pair of outputs connected in common to output a differential amplified signal, and a transfer function from inputs thereof to outputs thereof that is controllable in response to a control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof to the outputs thereof, wherein each of said plurality of differential amplifiers has the same conductivity type as all of the other differential amplifiers of said plurality of differential amplifiers.
0. 18. Integrator apparatus comprising:
a plurality of differential amplifiers, each having: a pair of inputs connected in common to receive an applied differential signal, a pair of outputs connected in common to output a differential amplified signal, and a transfer function from inputs thereof to outputs thereof that is controllable in response to a control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof to the outputs thereof, a plurality of capacitive elements each with two transistors whose gates are respectively coupled to said respective pair of outputs, said two transistors having sources and drains coupled in common to receive another control signal which alters the capacitance of said capacitive element.
0. 41. Integrator apparatus comprising:
a plurality of differential amplifiers, each having a pair of inputs connected in common to receive an applied differential signal, a pair of outputs connected in common to output a differential amplified signal, and a transfer function from inputs thereof to outputs thereof that is controllable in response to a control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof to the outputs thereof, wherein each of the plurality of differential amplifiers further comprises a controllable current source, wherein each said controllable current source in response to the control signal applied thereto, selectively enables or disables a corresponding one of said plurality of differential amplifiers.
0. 36. A semiconductor apparatus comprising:
a differential circuit including first and second outputs and being responsive to a differential input signal for producing differential output signals on the first and second outputs; and a capacitance in communication with the first and second outputs and responsive to a single control signal, the capacitance comprising first and second transistors, a gate of the first transistor being in communication with the first output and a gate of the second transistor being in communication with the second output, a source and a drain of the first transistor being connected in common to receive the single control signal, a source and a drain of the second transistor being connected in common to receive the single control signal, the first control signal being applied to the sources and drains thereof for altering the capacitance.
0. 15. Integrator apparatus comprising:
a plurality of differential amplifiers, each having: a pair of inputs connected in common to receive an applied differential signal, a pair of outputs connected in common to output a differential amplified signal, and a transfer function from inputs thereof to outputs thereof that is controllable in response to a control signal applied thereto for altering the combined transfer function of the plurality of differential amplifiers from the inputs thereof to the outputs thereof, wherein each of the plurality of differential amplifiers further comprises a controllable current source to control the transfer function in response to the control signal applied thereto, and wherein each said controllable current source, in response to the control signal applied thereto selectively enables or disables a corresponding one of said plurality of differential amplifiers.
0. 46. An amplifier comprising:
a plurality of differential amplifiers, each having a pair of differential input terminals, a pair of differential output terminals and a controllable current source; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers; wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; and wherein each of said controllable current source selectively enables or disables a corresponding one of said plurality of differential amplifiers.
0. 27. An amplifier comprising:
a plurality of differential amplifiers, each having: a pair of differential input terminals, a pair of differential output terminals and a controllable current source; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers; wherein the plurality of differential amplifiers are of the same conductivity type wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; and wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers.
0. 44. An amplifier comprising:
a plurality of differential amplifiers, each having: a pair of gain elements having (i) a pair of differential input terminals, (ii) a pair of differential output terminals, and (iii) a pair of common terminals; and a controllable current source in communication with said pair of common terminals; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers; wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; and wherein each of said controllable current source selectively enables or disables a corresponding one of said plurality of differential amplifiers.
0. 28. An amplifier comprising:
a plurality of differential amplifiers, each having: a pair of differential input terminals a pair of differential output terminals and a controllable current source; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers; wherein each of said the plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and wherein each said controllable current source selectively enables or disables a corresponding one of said plurality of differential amplifiers.
0. 30. An amplifier comprising:
a plurality of differential amplifiers, each having a pair of differential input terminals, a pair of differential output terminals and a controllable current source; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals other ones of said plurality of differential amplifiers; wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and a plurality of said transistors each having gates coupled in parallel, and each having sources and drains coupled together to receive said control signal.
0. 45. An amplifier comprising:
a plurality of differential amplifiers, each having: a pair of differential input terminals, a pair of differential output terminals, and a controllable current source; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers; wherein each of said plurality of differential amplifiers is the same conductivity type as all of the other differential amplifiers of said plurality of differential amplifiers, wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; and wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers.
0. 21. An amplifier comprising:
a plurality of differential amplifiers, each having: a pair of gain elements having (i) a pair of differential input terminals, (ii) a pair of differential output terminals, and (iii) a pair of common terminals; and a controllable current source in communication with said pair of common terminals; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers; wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and wherein the plurality of differential amplifiers are of the same conductivity type.
0. 22. An amplifier comprising:
a plurality of differential amplifiers, each having: a pair of gain elements having (i) a pair of differential input terminals (ii) a pair of differential output terminals and (iii) a pair of common terminals; and a controllable current source in communication with said pair of common terminals; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers; wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and wherein each said controllable current source selectively enables or disables a corresponding one of said plurality of differential amplifiers.
0. 42. An amplifier comprising:
a plurality of differential amplifiers each having: a pair of gain elements having (i) a pair of differential input terminals, (ii) a pair of differential output terminals, and (iii) a pair of common terminals; and a controllable current source in communication with said pair of common terminals; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers; wherein each of said plurality of differential amplifiers is the same conductivity type as all of the other differential amplifiers of said plurality of differential amplifiers; wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; and wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers.
0. 29. An amplifier comprising:
a plurality of differential amplifiers, each having: a pair of differential input terminals, a pair of differential output terminals and a controllable current source; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers; wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and wherein each of said plurality of differential amplifiers further comprises: a pair of transistors in communication with said pair of differential output terminals, said pair of transistors comprising a control terminal and being arranged as a capacitance, wherein said control terminal is arranged and constructed for receiving a control signal for adjusting the capacitance. 0. 23. An amplifier comprising:
a plurality of differential amplifiers each having: a pair of gain elements having (i) a pair of differential input terminals (ii) a pair of differential output terminals, and (iii) a pair of common terminals; and a controllable current source in communication with said pair of common terminals; wherein each of said pair of differential input terminals is arranged in parallel with the differential input terminals of other ones of said plurality of differential amplifiers; wherein each of said pair of differential output terminals is arranged in parallel with the differential output terminals of other ones of said plurality of differential amplifiers; wherein each of said plurality of differential amplifiers has a response characteristic defined by a corresponding transfer function from said pair of input terminals to said pair of output terminals; wherein each of said controllable current source controls the corresponding transfer function of a respective one of said plurality of differential amplifiers; and wherein each of said plurality of differential amplifiers further comprises: a pair of transistors in communication with said pair of differential output terminals, said pair of transistors comprising a control terminal and being arranged as a capacitance wherein said control terminal is arranged and constructed for receiving a control signal for adjusting the capacitance.
2. Integrator apparatus according to
3. Integrator apparatus according to
4. Integrator apparatus according to
a current source connected to the drain electrode of each transistor, and another current source connected to the common connection of the source electrodes for conducting the sum of currents in the conduction channels of the pair of transistors.
5. Integrator apparatus according to
6. Integrator apparatus according to
0. 8. Integrator apparatus according to
0. 9. Integrator apparatus according to
0. 10. Integrator apparatus according to
0. 11. Integrator apparatus according to
a pair of field-effect transistors, each having a drain electrode connected to respective ones of said pair of outputs, and having source electrodes connected in common, with the source and drain electrodes of each transistor forming a conduction channel thereof, and transistors having gate electrodes connected to receive the differential input signals applied thereto to alter the conduction channel thereof; and a current source connected to the drain electrode of each transistor, and another current source connected to the common connection of the source electrodes for conducting the sum of currents in the conduction channels of the pair of transistors.
0. 12. Integrator apparatus according to
0. 14. Integrator apparatus according to
0. 16. Integrator apparatus according to
0. 17. Integrator apparatus according to
0. 19. Integrator apparatus according to
0. 20. Integrator apparatus according to
0. 24. An amplifier according to
0. 25. An amplifier according to
0. 26. An amplifier according to
0. 32. Integrator apparatus according to
0. 33. Integrator apparatus according to
0. 34. Integrator apparatus according to
0. 35. Integrator apparatus according to
0. 37. A semiconductor apparatus according to
0. 38. A semiconductor apparatus according to
0. 40. Integrator apparatus according to
0. 43. An amplifier according to
|
This invention relates to integrators and more particularly to circuitry in an integrated circuit that controls frequency response characteristics over a wide range of frequencies with adjustable capacitance and controllable transconductance.
Circuit components formed in integrated circuits commonly exhibit wide variations in operating characteristics attributable to variations in the semiconductor processes that form the integrated circuit of such components. By traditional design practices, additional or redundant components may be formed in an integrated circuit during the processing phase, and such additional components may thereafter be connected in or out of a circuit using a laser beam to selectively sever connecting links as required to adjust the operating characteristics of the circuit. Alternatively, signal controllable switches may be incorporated into the design of the integrated circuit to selectively connect additional components in response to externally applied control signals. However, such switches are not ideal in that they incorporate appreciable resistance into a circuit in the conductive state which can be detrimental to high frequency operating characteristics of the integrated circuit.
In accordance with one embodiment of the present invention, additional capacitive components may be selectively switched into circuit configuration in response to external control signals without introducing significant resistance with the capacitive components. In addition, controllable gain elements may be selectively controlled to amplify the effectiveness of capacitive components in the circuit for a wide range of operating frequency characteristics of the circuit as selectively configured.
Referring now to
In accordance with one embodiment of the present invention, one or more differential pairs of capacitive elements are formed for selective connection into the circuit in response to an applied control signal. Specifically, as shown in
Referring now to
In accordance with another embodiment of the present invention, a plurality of amplifiers similar to the amplifier of
Therefore, one design of integrated circuit according to the present invention facilitates formation of gm/C integrators operable over a wide range of frequencies, with dynamic responses conveniently controllable by signals that may be internal or external to the integrated circuit.
Sutardja, Sehat, Sutardja, Pantas
Patent | Priority | Assignee | Title |
6525590, | Feb 01 2001 | INTERSIL AMERICAS LLC | Spatially redundant and complementary semiconductor device-based, single event transient-resistant linear amplifier circuit architecture |
7863941, | Feb 04 2009 | Altera Corporation | Techniques for canceling offsets in differential circuits |
Patent | Priority | Assignee | Title |
4370572, | Jan 17 1980 | TRW Inc. | Differential sample-and-hold circuit |
4484089, | Aug 19 1982 | AT&T Bell Laboratories | Switched-capacitor conductance-control of variable transconductance elements |
4499387, | Dec 15 1981 | Tokyo Shibaura Denki Kabushiki Kaisha | Integrated circuit formed on a semiconductor substrate with a variable capacitor circuit |
4555673, | Apr 19 1984 | Signetics Corporation | Differential amplifier with rail-to-rail input capability and controlled transconductance |
5252865, | Aug 22 1991 | TriQuint Semiconductor, Inc. | Integrating phase detector |
5283631, | Nov 01 1991 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD ; AVAGO TECHNOLOGIES GENERAL IP PTE LTD | Programmable capacitance delay element having inverters controlled by adjustable voltage to offset temperature and voltage supply variations |
5371474, | May 08 1992 | Philips Electronics North America Corporation | Differential amplifier having rail-to-rail input capability and square-root current control |
5510738, | |||
5517141, | Nov 05 1993 | Apple Inc | Differential high speed track and hold amplifier |
5600275, | Apr 29 1994 | Analog Devices, Inc | Low-voltage CMOS comparator with offset cancellation |
5631607, | Sep 06 1995 | Philips Electronics North America Corporation | Compact GM-control for CMOS rail-to-rail input stages by regulating the sum of the gate-source voltages constant |
5666083, | Nov 17 1995 | Intersil Corporation | Discrete programming methodology and circuit for an active transconductance-C filter |
5682119, | Mar 01 1995 | NEC Corporation | Variable gain circuit |
5914638, | Jun 06 1997 | OmniVision Technologies, Inc | Method and apparatus for adjusting the common-mode output voltage of a sample-and-hold amplifier |
6040732, | Apr 09 1997 | Analog Devices, Inc | Switched-transconductance circuit within integrated T-switches |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jun 22 2000 | Marvell International Ltd. | (assignment on the face of the patent) | / | |||
Jan 19 2001 | MARVELL TECHNOLOGY GROUP, LTD | MARVELL INTERNATIONAL LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 011513 | /0606 | |
Dec 31 2019 | MARVELL INTERNATIONAL LTD | CAVIUM INTERNATIONAL | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 052918 | /0001 | |
Dec 31 2019 | CAVIUM INTERNATIONAL | MARVELL ASIA PTE, LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 053475 | /0001 |
Date | Maintenance Fee Events |
Mar 08 2006 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Jun 11 2005 | 4 years fee payment window open |
Dec 11 2005 | 6 months grace period start (w surcharge) |
Jun 11 2006 | patent expiry (for year 4) |
Jun 11 2008 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 11 2009 | 8 years fee payment window open |
Dec 11 2009 | 6 months grace period start (w surcharge) |
Jun 11 2010 | patent expiry (for year 8) |
Jun 11 2012 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 11 2013 | 12 years fee payment window open |
Dec 11 2013 | 6 months grace period start (w surcharge) |
Jun 11 2014 | patent expiry (for year 12) |
Jun 11 2016 | 2 years to revive unintentionally abandoned end. (for year 12) |