A semiconductor device comprises a single crystal substrate, a nucleus formation buffer layer formed on the single crystal substrate, and a lamination layer including a plurality of al1-x-yGaxInyN (0≦x≦1, 0≦y≦1, x+y≦1) layers laminated above the nucleus formation buffer layer. The nucleus formation buffer layer is formed of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) and is formed on a surface of the substrate such that the nucleus formation buffer layer has a number of pinholes for control of polarity and formation of nuclei. A method of fabricating a semiconductor device comprises the steps of: forming, above an al1-x-yGaxInyN (0≦x≦1, 0≦y≦1, x+y≦1) semiconductor layer doped with a p-type dopant, a cap layer for preventing evaporation of a constituent element of the semiconductor layer, the cap layer being formed of one of AlN in which a p-type dopant is added and al2O3, subjecting the semiconductor layer to heat treatment, and removing at least a part of the cap layer.

Patent
   RE38805
Priority
Mar 09 1994
Filed
Jul 27 2001
Issued
Oct 04 2005
Expiry
Mar 08 2015
Assg.orig
Entity
Large
2
15
all paid
0. 33. A semiconductor device manufactured using a process comprising:
growing a first buffer layer of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) on a surface of a substrate having portions exposing said surface of said substrate;
forming a second buffer layer of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) on said first buffer layer and having a different chemical formula from that of said first buffer layer; and
forming an active layer over said second buffer layer.
0. 67. A semiconductor device comprising:
a substrate;
crystals formed on said substrate and containing at least al and N;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed to contact said crystals and said substrate and having a different chemical formula from that of said crystals;
a first cladding layer formed over said thermal distortion reducing layer;
an active layer formed over said first cladding layer; and
a second cladding layer formed over said active layer.
9. A semiconductor laser comprising:
a first layer;
a second layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said first layer,
a third layer formed on said second layer;
an active layer formed on said third layer; and
a fourth layer formed on said active layer,
wherein said first layer is formed of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1)with an average film thickness of 3 nm to 10 nm such that said first layer has a number of pinholes formed among said al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1).
0. 43. A semiconductor device comprising:
a substrate;
crystals formed on said substrate and containing at least al and N, said crystals being formed spaced apart;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said crystals and having a different chemical formula from that of said crystals;
a first cladding layer formed over said thermal distortion reducing layer;
an active layer formed on said first cladding layer; and
a second cladding layer formed on said active layer.
0. 69. A semiconductor device comprising:
a substrate;
a buffer layer comprising a first layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) formed on said substrate and a second layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed to contact said first layer and said substrate and having a different chemical formula from that of said first layer;
a first cladding layer formed over said second layer;
an active layer formed over said first cladding layer; and
a second cladding layer formed over said active layer.
0. 40. A semiconductor device comprising:
a substrate;
crystals formed on said substrate and containing at least al and N, said crystals being loosely formed on said substrate;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said crystals and having a different chemical formula from that of said crystals;
a first cladding layer formed over said thermal distortion reducing layer;
an active layer formed on said first cladding layer; and
a second cladding layer formed on said active layer.
0. 49. A semiconductor device comprising:
a substrate;
a buffer layer comprising a first layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) formed on said substrate;
a second layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said first layer and having a different chemical formula from that of said first layer;
a first cladding layer formed over said second layer;
an active layer formed over said first cladding layer; and
a second cladding layer formed over said active layer,
wherein said first layer comprises pinholes.
0. 46. A semiconductor device comprising:
a substrate;
crystals formed on said substrate and containing at least al and N, said crystals having intervals therebetween so as to expose said substrate;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said crystals and having a different chemical formula from that of said crystals;
a first cladding layer formed over said thermal distortion reducing layer;
an active layer formed on said first cladding layer; and
a second cladding layer formed on said active layer.
0. 16. A semiconductor device comprising:
a substrate;
crystals formed on said substrate and containing at least al and N, said crystals being disposed so as to expose portions of said substrate;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said crystals and having a different chemical formula from that of said crystals;
a first cladding layer formed over said thermal distortion reducing layer;
an active layer formed over said first cladding layer; and
a second cladding layer formed over said active layer.
0. 71. A semiconductor device comprising:
a buffer semiconductor layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) and having a number of pinholes formed therein;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said buffer semiconductor layer and having a different chemical formula from that of said buffer semiconductor layer;
a first cladding layer formed on said thermal distortion reducing layer;
an active layer formed on said first cladding layer; and
a second cladding layer formed on said active layer.
1. A semiconductor device comprising:
a buffer semiconductor layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) and having a number of pinholes formed therein;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1 0<v≦1, u+v≦1) formed on said buffer semiconductor layer and having a different chemical formula from that of said buffer semiconductor layer,
a first cladding layer formed on said thermal distortion reducing layer;
an active layer formed on said first cladding layer; and
a second cladding layer formed on said active layer.
0. 53. A semiconductor device comprising:
a substrate;
a buffer layer comprising a first layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) formed on said substrate, and a second layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said first layer and having a different chemical formula from that of said first layer;
a first cladding layer formed over said second layer;
an active layer formed over said first cladding layer; and
a second cladding layer formed over said active layer,
wherein said first layer comprises crystals formed spaced apart.
0. 57. A semiconductor device comprising:
a substrate;
a buffer layer comprising a first layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) formed on said substrate, and a second layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said first layer and having a different chemical formula from that of said first layer;
a first cladding layer formed over said second layer; and
an active layer formed over said first cladding layer; and
a second cladding layer formed over said active layer,
wherein said first layer comprises crystals loosely formed on said substrate.
0. 65. A semiconductor device comprising:
a substrate;
a buffer layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) formed on said substrate;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said buffer layer and having a different chemical formula from that of said buffer layer;
a first cladding layer formed over said thermal distortion reducing layer;
an active layer formed on said first cladding layer; and
a second cladding layer formed on said active layer,
wherein said buffer layer comprises crystals loosely formed on said substrate.
0. 55. A semiconductor device comprising:
a substrate;
a buffer layer comprising a first layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) formed on said substrate, and a second layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said first layer and having a different chemical formula from that of said first layer;
a first cladding layer formed over said second layer;
an active layer formed on said first cladding layer; and
a second cladding layer formed on said active layer,
wherein said first layer comprises crystals disposed so as to expose portions of said substrate.
0. 61. A semiconductor device comprising:
a substrate;
a buffer layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) formed on said substrate;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said buffer layer and having a different chemical formula from that of said buffer layer;
a first cladding layer formed over said thermal distortion reducing layer;
an active layer formed on said first cladding layer; and
a second cladding layer formed on said active layer,
wherein said buffer layer comprises crystals formed spaced apart on said substrate.
0. 63. A semiconductor device comprising:
a substrate;
a buffer layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) formed on said substrate;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said buffer layer and having a different chemical formula from that of said buffer layer;
a first cladding layer formed over said thermal distortion reducing layer;
an active layer formed on said first cladding layer; and
a second cladding layer formed on said active layer,
wherein said buffer layer comprises crystals disposed so as to expose portions of said substrate.
0. 51. A semiconductor device comprising:
a substrate;
a buffer layer comprising a first layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) formed on said substrate, and a second layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said first layer and having a different chemical formula from that of said first layer;
a first cladding layer formed over said second layer;
an active layer formed over said first cladding layer; and
a second cladding layer formed over said active layer,
wherein said first layer comprises crystals formed on said substrate, said crystals comprising intervals therebetween exposing said substrate.
0. 59. A semiconductor device comprising:
a substrate;
a buffer layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) formed on said substrate;
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said buffer layer and having a different chemical formula from that of said buffer layer;
a first cladding layer formed over said thermal distortion reducing layer;
an active layer formed over said first cladding layer; and
a second cladding layer formed over said active layer,
wherein said buffer layer comprises crystals formed on said substrate, said crystals having intervals therebetween so as to expose said substrate.
0. 19. A semiconductor device comprising:
a substrate;
a buffer layer formed on said substrate and comprising a first layer made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) and a second layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said first layer and having a different chemical formula from that of said first layer;
a first cladding layer formed over said second layer;
an active layer formed over said first cladding layer; and
a second cladding layer formed over said active layer,
wherein said buffer layer comprises means for controlling polarity of a growth surface, said growth surface comprising at least a portion of a surface of said substrate.
0. 26. A semiconductor device comprising:
a substrate;
a buffer layer formed on said substrate and made of al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1);
a thermal distortion reducing layer made of al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) formed on said buffer layer and having a different chemical formula from that of said buffer layer;
a first cladding layer formed over said thermal distortion reducing layer;
an active layer formed over said first cladding layer; and
a second cladding layer formed over said active layer,
wherein said buffer layer comprises means for controlling polarity of a growth surface of said thermal distortion reducing layer, said growth surface comprising at least a portion of a surface of said substrate.
2. The semiconductor device according to claim 1, wherein, in said al1-u-vGauInvN (0≦u≦1, 0≦v≦1 0<v≦1, u+v≦1) for said thermal distortion reducing layer, v is set to be not less than 0.1 and not more than 0.9.
3. A semiconductor device according to claim 1, wherein a film thickness of said thermal distortion reducing layer is greater than that of said semiconductor layer.
4. The semiconductor device according to claim 1, further comprising a cap layer on said thermal distortion reducing layer to prevent evaporation of In included in said thermal distortion reducing layer.
5. The semiconductor device according to claim 4, wherein said cap layer is made of al1-xGaxN (0≦x≦1) and is formed at 500° C. to 800° C.
6. The semiconductor device according to claim 1, wherein said first cladding layer is made of al1-x-yGaxInyN (0≦x≦1, 0≦y≦1, x+y≦1).
7. The semiconductor device according to claim 1, wherein said thermal distortion reducing layer has a thickness of 50 nm to 1000 nm.
8. A semiconductor device according to claim 1, further comprising a single crystal substrate on which said semiconductor layer is formed.
10. A semiconductor laser according to claim 9, further comprising a single crystal substrate on which said first layer is formed.
0. 11. The semiconductor device according to claim 1, comprising:
a substrate;
said buffer semiconductor layer being formed on said substrate; and
said pinholes comprising exposed portions of said substrate through said buffer semiconductor layer.
0. 12. The semiconductor device according to claim 1, wherein:
said buffer semiconductor layer comprises crystals formed spaced apart; and
said pinholes comprise spaces between said crystals.
0. 13. The semiconductor device according to claim 1, wherein:
said buffer semiconductor layer comprises crystals loosely formed; and
said pinholes comprise spaces between said crystals.
0. 14. The semiconductor device according to claim 1, wherein:
said buffer semiconductor layer consists essentially of an AlGaN material.
0. 15. The semiconductor device according to claim 1, wherein:
said buffer semiconductor layer consists essentially of an AlN material.
0. 17. The semiconductor device according to claim 16, wherein:
said crystals consist essentially of an AlGaN material.
0. 18. The semiconductor device according to claim 16, wherein:
said thermal distortion reducing layer consists essentially of a GaN material.
0. 20. The semiconductor device according to claim 19, wherein:
said means comprises pinholes.
0. 21. The semiconductor device according to claim 19, wherein:
said means comprises a shape of said buffer layer.
0. 22. The semiconductor device according to claim 19, further comprising:
a substrate wherein:
said buffer layer comprises crystals formed on said substrate; and
said means comprises intervals between said crystals exposing said substrate.
0. 23. The semiconductor device according to claim 19, wherein:
said buffer layer consists essentially of an AlGaN material.
0. 24. The semiconductor device according to claim 19, wherein:
said buffer layer consists essentially of an AlN material.
0. 25. The semiconductor device according to claim 19, wherein:
said thermal distortion reducing layer consists essentially of a GaN material.
0. 27. A semiconductor device according to claim 26, wherein:
said means comprises pinholes.
0. 28. The semiconductor device according to claim 26, wherein:
said means comprises a shape of said buffer layer.
0. 29. The semiconductor device according to claim 26, further comprising:
a substrate, wherein:
said buffer layer comprises crystals formed on said substrate; and
said means comprises intervals between said crystals exposing said substrate.
0. 30. The semiconductor device according to claim 26, wherein:
said buffer layer consists essentially of an AlGaN material.
0. 31. The semiconductor device according to claim 26, wherein:
said buffer layer consists essentially of an AlN material.
0. 32. The semiconductor device of claim 26, wherein:
said thermal distortion reducing layer consists essentially of a GaN material.
0. 34. A device according to claim 33, wherein said process comprises:
growing said first buffer layer at a temperature between 350° C. and 800° C.
0. 35. A device according to claim 33, wherein said process comprises:
forming said second buffer layer to absorb thermal distortion.
0. 36. A device according to claim 33, wherein said process comprises:
forming said first buffer layer consisting essentially of AlGaN.
0. 37. A device according to claim 33, wherein said process comprises:
forming said first buffer layer consisting essentially of AlN.
0. 38. A device according to claim 33, wherein said process comprises:
forming said second buffer layer consisting essentially of GaN.
0. 39. A device according to claim 33, wherein said process comprises:
forming said first buffer layer as spaced crystals.
0. 41. The semiconductor device according to claim 40, wherein said crystals consist essentially of an AlGaN material.
0. 42. The semiconductor device according to claim 40, wherein said thermal distortion reducing layer consists essentially of a GaN material.
0. 44. The semiconductor device according to claim 43, wherein said crystals consist essentially of an AlGaN material.
0. 45. The semiconductor device according to claim 43, wherein said thermal distortion reducing layer consists essentially of a GaN material.
0. 47. The semiconductor device according to claim 46, wherein said crystals consist essentially of an AlGaN material.
0. 48. The semiconductor device according to claim 46, wherein said thermal distortion reducing layer consists essentially of a GaN material.
0. 50. The semiconductor device according to claim 49, wherein said first layer consists essentially of an AlGaN material, and said second layer consists essentially of a GaN material.
0. 52. The semiconductor device according to claim 51, wherein said first layer consists essentially of an AlGaN material, and said second layer consists essentially of a GaN material.
0. 54. The semiconductor device according to claim 53, wherein said first layer consists essentially of an AlGaN material, and said second layer consists essentially of a GaN material.
0. 56. The semiconductor device according to claim 55, wherein said first layer consists essentially of an AlGaN material, and said second layer consists essentially of a GaN material.
0. 58. The semiconductor device according to claim 57, wherein said first layer consists essentially of an AlGaN material, and said second layer consists essentially of a GaN material.
0. 60. The semiconductor device according to claim 59, wherein
said buffer layer consists essentially of an AlGaN material, and
said thermal distortion reducing layer consists essentially of a GaN material.
0. 62. The semiconductor device according to claim 61, wherein
said buffer layer consists essentially of an AlGaN material, and
said thermal distortion reducing layer consists essentially of a GaN material.
0. 64. The semiconductor device according to claim 63, wherein
said buffer layer consists essentially of an AlGaN material, and
said thermal distortion reducing layer consists essentially of a GaN material.
0. 66. The semiconductor device according to claim 65, wherein
said buffer layer consists essentially of an AlGaN material, and
said thermal distortion reducing layer consists essentially of a GaN material.
0. 68. The semiconductor device according to claim 67, comprising:
said thermal distortion reducing layer contacting said substrate through intervals between crystals.
0. 70. The semiconductor device according to claim 69, comprising:
said second layer contacting said substrate through intervals in said first layer.
0. 72. The semiconductor device according to claim 71, wherein, in said al1-u-vGauInvN (0≦u≦1, 0≦v≦1, u+v≦1) for said thermal distortion reducing layer, v is set to be not less than 0.1 and not more than 0.9.
0. 73. A semiconductor device according to claim 71, wherein a film thickness of said thermal distortion reducing layer is greater than that of said buffer semiconductor layer.
0. 74. The semiconductor device according to claim 71, further comprising a cap layer on said thermal distortion reducing layer to prevent evaporation of In included in said thermal distortion reducing layer.
0. 75. The semiconductor device according to claim 74, wherein said cap layer is made of al1-xGaxN (0≦x≦1) and is formed at 500° C. to 800° C.
0. 76. The semiconductor device according to claim 71, wherein said first cladding layer is made of al1-x-yGaxInyN (0≦x≦1, 0≦y≦1, x+y≦1).
0. 77. The semiconductor device according to claim 71, wherein said thermal distortion reducing layer has a thickness of 50 nm to 1000 nm.
0. 78. A semiconductor device according to claim 71, further comprising a single crystal substrate on which said buffer semiconductor layer is formed.
0. 79. The semiconductor device according to claim 71, comprising:
a substrate;
said buffer semiconductor layer being formed on said substrate; and
said pinholes comprising exposed portions of said substrate through said buffer semiconductor layer.
0. 80. The semiconductor device according to claim 71, wherein:
said buffer semiconductor layer comprises crystals formed spaced apart; and
said pinholes comprise spaces between said crystals.
0. 81. The semiconductor device according to claim 71, wherein:
said buffer semiconductor layer comprises crystals loosely formed; and
said pinholes comprise spaces between said crystals.
0. 82. The semiconductor device according to claim 71, wherein:
said buffer semiconductor layer consists essentially of an AlGaN material.
0. 83. The semiconductor device according to claim 71, wherein:
said buffer semiconductor layer consists essentially of an AlN material.
0. 84. The semiconductor device according to claim 71, wherein:
said thermal distortion reducing layer consists essentially of a GaN material.
0. 85. The semiconductor device of claim 71, comprising:
a substrate, said buffer semiconductor layer being formed on said substrate.
0. 86. The semiconductor device according to claim 11, wherein:
said buffer semiconductor layer consists essentially of an AlGaN material.
0. 87. The semiconductor device according to claim 11, wherein:
said buffer semiconductor layer consists essentially of an AlN material.
0. 88. The semiconductor device according to claim 11, wherein:
said thermal distortion reducing layer consists essentially of a GaN material.
0. 89. The semiconductor device of claim 12, comprising:
a substrate, said buffer semiconductor layer being formed on said substrate.
0. 90. The semiconductor device of claim 13, comprising:
a substrate, said buffer semiconductor layer being formed on said substrate.

This is a Continuation of application Ser. No. 08/400,865, filed on Mar. 8, 1995, now U.S. Pat. No. 5,656,832.

1. Field of the Invention

The present invention relates to a semiconductor device using an AlGaInN-based material and a method of fabricating the same, and relates to an improvement of a buffer layer provided between a substrate and a semiconductor device layer structure, a semiconductor device having a p-type semiconductor layer with reduced resistance and a method of fabricating the same.

2. Description of the Related Art

One of nitrogen-containing III-V group compound semiconductors, i.e. GaN, which has a large band gap of 3.4 eV and is of direct transition type, has been regarded as a prospective material of a short-wavelength light emitting device. Since there is no substrate with good lattice matching with this type of material, the material is often grown on a sapphire substrate. However, since the possibility of non-matching between sapphire and GaN is high, i.e. about 15%, the material tends to grow in an insular shape. Furthermore, if the thickness of a GaN layer is increased to enhance the quality thereof, a difference in thermal expansion between a sapphire substrate and GaN or Al1-x-yGaxInyN (where 0≦x≦1, 0≦y≦1, x+y≦1, hereinafter referred to as AlGaInN-based material) and lattice non-matching result in an increase in dislocation or cracks at the time of growing and/or cooling. Consequently, it is difficult to grow a high-quality film.

On the other hand, in order to reduce the influence of lattice non-matching, there is a known method in which a very thin film of amorphous or polycrystal AlN or GaN is formed as a buffer layer on a sapphire substrate by low-temperature growth. In this case, it is considered that the amorphous or polycrystal buffer layer reduces thermal distortion, small crystals contained in the buffer layer become oriented seeds at high temperature of 1000° C., and the crystal quality of the GaN layer is enhanced.

In the case of adopting this method, the crystal quality represented by, e.g. a full width at half maximum of x-ray diffraction depends greatly on the growth conditions of the buffer layer. Specifically, when the thickness of the buffer layer is great, the orientation of the seeds, which become the nuclei of the film formation, are disturbed and the crystal quality deteriorates. On the other hand, although the full width at half maximum decreases as the thickness of the buffer layer decreases, the function of the buffer layer is completely lost by an excessively small thickness of the buffer layer and the surface condition of the crystal deteriorates suddenly. In other words, the growth conditions of the buffer layer are strictly limited and the crystal quality is not satisfactory.

As has been stated above, in the prior art, it is difficult to crystal-grow a high-quality AlGaInN-based think film on the sapphire substrate. Moreover, even if the amorphous or polycrystal buffer layer is used, the growth conditions of the buffer layer are strictly limited and the crystal quality of the AlGaInN-based thin film formed on the buffer layer is not satisfactory. Therefore, it is difficult to fabricate a semiconductor light emitting device with high luminance and short wavelength by using the AlGaInN-based material.

When this type of semiconductor device is used as a semiconductor laser, etc., it is necessary to provide means for forming a low-resistance p-type layer. In the prior art, it is difficult to grow a low-resistance p-type layer with GaN. Recently, however, the resistance of the GaN layer can be decreased by radiating an electron beam or by heating in a nitrogen gas atmosphere the GaN layer to which Mg is added. It appears that the resistance can be decreased by virtue of dissociation of hydrogen from the crystal.

The inventors of the present invention, however, have discovered that the electrical activation ratio of Mg in the GaN layer is still low, and it is necessary to add Mg at a very high concentration of about 1019 cm−3 to about 1020 cm−3 in order to obtain a low-resistive p-type layer of 1 Ωcm or less which is necessary to fabricate a high-performance device such as a semiconductor laser. The addition of Mg at high concentration results in an increase in crystal defects and deterioration in surface flatness. Thus, it is not possible to achieve a high-performance, short-wavelength semiconductor laser, etc.

On the other hand, Jap. Pat. Appln. KOKAI Publication No. 5-183189 proposes a method of a low-resistance p-type GaN layer by forming an AlN layer as a cap layer on a GaN layer to which Mg is added, and then annealing the resultant. In this method, however, the electrical activation of Mg is not fully achieved.

As has been described above, in the prior art, when a semiconductor layer of an AlGaInN-based compound (a nitride-series Group III-V compound semiconductor layer) is grown, it is necessary to add Mg (acceptor impurity) excessively as a dopant in order to low-resistance p-type layer. As a result, crystal defects increase and surface flatness deteriorates.

An object of the present invention is to provide a semiconductor device and a method of fabricating the same, wherein a high-quality AlGaInN semiconductor layer can be formed with high reproducibility on a substrate having no lattice match and, for example, a high-luminance, short-wavelength semiconductor light emitting device can be realized.

Another object of the invention is to provide a method of fabricating a semiconductor device, wherein the electrical activation ratio of acceptor impurity in the semiconductor layer is increased, thereby to form a low-resistance p-type layer, and a high-performance, short-wavelength semiconductor laser, etc. can be realized.

In order to achieve the above object, the present invention has the constructions stated below.

A semiconductor device according to a first aspect of the invention comprises:

a single crystal substrate;

a nucleus formation buffer layer formed on the single crystal substrate; and

a lamination layer including of a plurality of Al1-x-yGaxInyN (0≦x≦1, 0≦y≦1, x+y≦1) layers laminated above the nucleus formation buffer layer,

wherein the nucleus formation buffer layer is formed of Al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1) and is formed on a surface of the substrate such that the nucleus formation buffer layer has a number of pinholes for control of polarity and formation of nuclei.

The following are desirable modes for working the invention of the first aspect:

(1) The nucleus formation buffer layer is loosely formed on the surface of the substrate to a very small thickness such that the buffer layer has a number of pinholes, and an average thickness of the buffer layer is 3-10 nm.

(2) The nucleus formation buffer layer is composed of AlN.

(3) A thermal distortion reducing buffer layer of InN or GaInN is provided on the nucleus formation buffer layer.

(4) A cap layer for preventing evaporation of In of the buffer layer is formed on the thermal distortion reducing buffer layer.

(5) The growth temperature of the buffer layer for forming nuclei and reducing thermal distortion is 350 to 800° C., and preferably 500 to 700° C.

(6) A temperature raising process after the formation of the buffer layer and before the start of growth of a semiconductor device layer is performed in an ammonia-free atmosphere.

(7) The growth of the semiconductor device layer is performed at 70 Torr or below, and preferably 1 to 40 Torr.

(8) The single crystal substrate is a sapphire substrate, preferably a sapphire substrate with a C face.

(9) The semiconductor layer formed on the buffer layer constitutes a light emitting diode with a double-hetero structure having an active layer sandwiched by p-type and n-type cladding layers.

A method of fabricating a semiconductor device, according to a second aspect of the invention, comprises the step of forming a p-type layer of Al1-x-yGaxInyN (0≦x≦1, 0≦y≦1, x+y≦1) above a single crystal substrate,

wherein after the p-type layer is formed, the resultant structure is cooled in a higher temperature range between a growth temperature thereof and 850° C. to 700° C. in ammonia containing atmosphere to curb dissociation of nitrogen atom and is cooled in a lower temperature range under the higher temperature range in an ammonia-free gas to curb mixing of hydrogen atom during cooling.

A method of fabricating a semiconductor device, according to a third aspect of the invention, comprises the steps of:

forming a p-type layer of Al1-x-yGaxInyN (0≦x≦1, 0≦y≦1, x+y≦1) above a single crystal substrate;

subjecting the p-type layer to heat treatment in an active nitride, thereby increasing an activation ratio of a p-type dopant of the p-type layer.

A method of fabricating a semiconductor device, according to a fourth aspect of the invention, comprises the steps of:

forming, above an Al1-x-yGaxInyN (0≦x≦1, 0≦y≦1, x+y≦1) semiconductor layer doped with a p-type dopant, a cap layer for preventing evaporation of a constituent element of the semiconductor layer, the cap layer being formed of one of AlN in which a p-type dopant is added and Al2O3;

subjecting the semiconductor layer to heat treatment; and

removing at least a part of the cap layer.

The following are desirable modes for working the invention:

(1) The cap layer is formed of AlN in which a p-type dopant (acceptor) is added, and the concentration of doped acceptor in AlN is 1017 to 1020 cm−3.

(2) The heat treatment temperature is 700° C. to 1200° C.

(3) The semiconductor layer is formed of GaN or AlGaN, and the acceptor impurity is Mg.

(4) A method of fabricating a semiconductor device comprises the steps of:

forming a buffer layer of Al1-x-yGaxInyN (0≦x≦1, 0≦y≦1, x+y≦1) on a single crystal substrate; and

successively forming, on the buffer layer, an n-type cladding layer, an active layer, a p-type cladding layer and a p-type contact layer which are all formed of Al1-s-tGasIntN (0≦s≦1, 0≦t≦1, s+t≦1).

Additional objects and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The objects and advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out in the appended claims.

The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate presently preferred embodiments of the invention, and together with the general description given above and the detailed description of the preferred embodiments given below, serve to explain the principles of the invention.

FIG. 1 is a characteristic graph showing the relationship between the thickness of an AlN buffer layer and the full width at half maximum at X-ray diffraction of a GaN layer;

FIG. 2 is a cross-sectional view showing the device structure of a light emitting diode according to a first embodiment of the invention;

FIGS. 3A to 3E are cross-sectional views of light-emitting diodes according to modifications of the first embodiment;

FIG. 4 is a cross-sectional view showing schematically the structure of a growing apparatus used in fabricating the device of the first embodiment;

FIG. 5 is a cross-sectional view showing schematically the structure of an annealing apparatus used in the first embodiment;

FIG. 6 is a cross-sectional view showing the device structure of a light-emitting diode according to a second embodiment of the invention;

FIGS. 7 and 8 are cross-sectional views of light-emitting diodes according to modifications of the second embodiment;

FIG. 9 is a characteristic graph showing the relationship between the flow rate of ammonia and the growth rate at the time of growing GaN;

FIG. 10 is a characteristic graph showing the relationship between the temperature for thermal treatment of GaN and the hydrogen concentration in GaN;

FIG. 11 is a characteristic graph showing the relationship between the temperature for thermal treatment and resistance value in GaN to which Mg is added;

FIG. 12 is a characteristic graph showing the relationship between the Mg concentration and the resistance of film when a GaN layer was subjected to heat treatment in an Ar atmosphere;

FIG. 13 is a cross-sectional view showing schematically the structure of a semiconductor laser according to a third embodiment of the invention; and

FIG. 14 is a cross-sectional view of a semiconductor laser in the state in which an AlN cap layer is formed for a process of hydrogen removal.

Prior to describing embodiments of the present invention, a description will first be given of a buffer layer between a substrate and a semiconductor device lamination structure.

The inventors of the present invention discovered through researches that nucleus formation for controlling polarity of growth surface is substantially important as a function of a buffer layer, in addition to reduction of lattice non-matching, which has been conventionally thought. Specifically, if a GaN layer is directly grown on a sapphire substrate without providing a buffer layer, nitrogen material reacts with substrate crystals. Since sapphire has a nonpolar crystal structure, the polarity of a produced nitride is disturbed.

On the other hand, when a buffer layer is grown at low temperatures below 700° C., material molecules functioning as an N (nitrogen) supply source of Group V element or a decomposed substance thereof stay on the substrate surface effectively, and an N atom surface is first formed. Thereby, the growth surface is controlled to surface A on which Group III atoms appear. Accordingly, when ammonia with low decomposition ratio is used as N material, the formation of a Group V atomic surface (surface B), which may become unstable due to deficiency of N material, can be curbed. This is a principal reason why the quality of crystals in the buffer layer formed by low-temperature growth can be improved.

Therefore, the nucleus formation for polarity control of the growth surface is important as a function of the buffer layer. It is not necessary that the nuclei having this function be present as a complete film. Rather, it is desirable that the nuclei be formed as a film with many pinholes. This enhances the crystal quality, independent of growth conditions, thickness, etc. of the buffer layer. Normally, at the substrate temperature above 800° C., nucleic of GaN do not easily form on the surface of the sapphire substrate. If a low-temperature growth buffer layer is provided, GaN grows from nuclei preformed at low temperatures in a horizontal direction along the surface of the substrate. It is considered that there is substantially no crystal defects due to lattice non-matching in a region grown from the nuclei horizontally.

In the prior art, in the case where the buffer layer is thin, sudden degradation in crystal quality is considered to occur due to the fact that the substrate reacts directly with nitrogen material and a portion with disturbed polarity forms. Specifically, in the case where a GaN layer for forming a semiconductor device is grown on a sapphire substrate with, e.g. an AlN buffer layer interposed, a Group III material, e.g. TMA (tri-methyl-aluminum), and a Group V material, e.g. NH3, are supplied to form a buffer layer. Then, the supply of the Group III material is stopped, and the resultant is heated up to a predetermined temperature. Subsequently, another Group III material, e.g. TMG (tri-methyl-gallium), is supplied to start the growth of a GaN layer. At this time, since the Group V material is kept being supplied, the substrate reacts directly with ammonia or the Group V material in the temperature-increasing process if the buffer layer is thin.

By contrast, if the temperature-increasing process is performed in an atmosphere containing a small amount of nitrogen material alone for preventing dissociation of nitrogen atoms, and containing no ammonia, for example in a hydrogen atmosphere, the nuclei can be formed without nitriding the surface of the substrate. In this case, however, gases having sharply different thermal qualities, such as hydrogen and ammonia, are interchanged after the temperature is raised and the thermal quality of the atmospheric gas is varied. Consequently, the surface temperature of the substrate varies. The inventors discovered the fact that it is important that the growth be performed under a reduced pressure of 70 Torr or less, preferably 1-40 Torr, at which the thermal conductivity of gases decreases steeply.

FIG. 1 shows the relationship between the thickness of an AlN buffer layer heated in hydrogen and the full width at half maximum at X-ray diffraction of a GaN layer grown on the AlN buffer layer. When the thickness of the buffer layer is less than 10 nm, i.e. in the range of 3-8 nm, an epitaxial layer of much higher quality than in the prior art is obtained. In this case, the buffer layer is not a complete film, but a film with many pinholes and loosely formed small AlN crystals. The fact that a high-quality epitaxial layer can be obtained with the thickness of the buffer layer being less than 10 nm means that the conditions for growth of the buffer layer are relaxed, and this contributes to higher productivity.

When a buffer layer with many pinholes is formed, layer portions growing on those areas of the substrate surface, which are exposed by pinholes, grow from small nuclei. Thus, lateral growth is facilitated and a layer with small defect can be grown. When it is needed to more facilitate lateral crystal growth, the best result will be obtained by using a substrate having a sapphire C face. If a substrate with a variance in the face orientation or with surface defects is used, it is effective to use a substrate with an inclination of 0.5° to 10° (preferably 1° to 5°) from C face to A face. By using such an inclined-face substrate, a film with higher quality can be obtained.

The interval of AlN small crystals functioning as nuclei is determined by the temperature for growth, and this interval increases as the temperature rises. For smooth lateral growth, high temperatures at which the interval of nuclei increases are desirable. However, in high-temperature growth the polarity of nuclei is disturbed and the temperature for growth of the buffer layer is limited. Good results were obtained in the range of 350° C. to 800° C., preferably in the range of 500° C. to 700° C.

In this method, too, if the thickness of a GaN layer is increased to enhance the quality thereof, the growth temperature of the GaN is set high at about 1000° C. Thus, a dislocation will increase at the time of cooling owing to a difference in thermal expansion between the sapphire substrate and GaN (or AlGaInN) or cracks will occur. Accordingly, in order to reduce thermal distortion, it is necessary to thicken the buffer layer, lower the growth temperature, and reduce the distortion due to the difference in temperature. However, if the first buffer layer for forming nuclei is thickened, the orientation of the seeds which become growth nuclei is disturbed, resulting in degradation in crystal quality. Thus, in the present invention, a second buffer layer for reducing thermal distortion is laminated on the first buffer layer for forming the growth nuclei.

It is not necessary that the buffer layer for reducing thermal distortion be amorphous or polycrystalline. Accordingly, a material containing In (indium) as a constituent element, which has been considered to tend to become a single crystal because of its low crystallization temperature, may be used as a second buffer layer. Specifically, a bonding force acting between In and N is weak and In has flexibility in relation to AlN. Thus, a buffer layer containing In as a constituent element can effectively reduce distortion. It should be noted, however, that the second buffer layer may be formed of, other than the material containing In as a constituent element, a material having a wider band gap than the first buffer layer, which has generally good flexibility. In this case, it is more effective to use a buffer layer of substantially a single crystal which permits an increase in film thickness.

The effective thickness of the second buffer layer for reducing thermal distortion is in a range of 50 nm to 1000 nm. When the In composition is 10 atom % to 90 atom %, the layer grows most easily. Although In has a high mobility and can be formed in a wide temperature range of 300° C. to 1100° C., nuclei are difficult to form. Thus, in order to grow a buffer layer of a material including a great quantity of In as a constituent element, it is desirable to grow in advance a layer having a small In composition.

As has been described above, in order to form small growth nuclei, it is effective that the first buffer layer for forming the nuclei is made of a material having a wide band gap and, e.g. a great Al composition. It is also effective that the second buffer layer for reducing thermal distortion is formed of a material having a narrow band gap and, e.g. a great In composition. When a device structure is formed of an AlGaInN-based material on the second buffer layer for reducing thermal distortion, it is desirable that a cap layer not containing In, such as GaN, AlN or AlGaN, be preformed in a substrate temperature range of 500° C. to 800° C. at which dissociation of In is not quick, thereby preventing dissociation of In of the second buffer layer. It is desirable that the thickness of the cap layer be in a range of 50 nm to 1000 nm.

In the present invention, the term “buffer layer” refers to a layer having a film shape or many pinholes for the purpose of formation of nuclei, control of polarity, reduction in thermal distortion, etc.

According to the present invention, a buffer layer of AlN, etc. having many pinholes is formed on a single crystal substrate of sapphire etc., so that AlN small crystals are loosely formed on the substrate. These small crystals become nuclei for lateral epitaxial growth of a semiconductor layer. After the buffer layer is formed, the resultant is heated in, e.g. a hydrogen atmosphere containing no ammonia until the growth of a plurality of semiconductor layers is started to form a semiconductor device. Thereby, a reaction between the substrate surface and nitrogen can be prevented and the disturbance in polarity of the substrate surface can be prevented. Therefore, the crystal quality and reproducibility of the plural semiconductor layers formed on the buffer layer can be enhanced. As a result, an AlGaInN layer with less defects can be grown, and a high-luminance short-wavelength light emitting device can be realized.

Besides, by forming a second buffer layer of InN, GaInN, etc. on a first buffer layer of AlN, etc., the second buffer layer can function as a thermal distortion reducing layer and the crystal quality of a plurality of semiconductor layers formed on the buffer layer can be enhanced effectively.

Embodiments of the present invention will now be described with reference to the accompanying drawings.

(Embodiment 1)

FIG. 2 is a cross-sectional view showing a device structure of a blue light emitting diode according to a first embodiment of the invention. Specifically, an AlN first buffer layer 11 (9 nm) for forming growth nuclei and controlling polarity is formed on a C face of a sapphire substrate (single crystal substrate) 10 at 580° C. An InN second buffer layer 12 (0.5 μm) for reducing thermal distortion is formed on the resultant at 500° C. A GaN gap layer 13 (0.1 μm) for preventing evaporation on of In is formed on the resultant.

After the layers 11-13 are formed, the resultant is heated up to 1050° C. in an ammonia-free hydrogen atmosphere, and the following layers are successively formed: an Ga0.7In0.3N defect reducing layer 14 (3.0 μm) for reducing a lattice defect; an Si-doped n-type Al0.2Ga0.45In0.35N cladding layer 15 (1.0 μm) functioning as a light emitter; a Ga0.7In0.3N active layer 16 (0.5 μm); an Mg-doped p-type Al0.2Ga0.45In0.35N cladding layer 17 (1.0 μm); and an Mg-doped p-type GaN contact layer 18 (0.5 μm).

An Au/Cr/Pd layer is formed as a p-side electrode 21 on the contact layer 18. An Au/AuGe layer is formed as an n-side electrode 22 on the defect reducing layer 14.

In this structure, the AlN first buffer layer 11 is loosely formed on the substrate 10 and has many pinholes. The AlN first buffer layer 11 becomes effective nuclei for growth of an AlGaInN-based semiconductor layer for fabricating a device in a subsequent process. Further, the InN second buffer layer 12 functions as a thermal distortion reducing layer and can prevent dislocation and cracks due to a difference in thermal expansion between the AlGaInN-based semiconductor layer and the substrate 10. Specifically, a high-quality AlGaInN-based semiconductor layer can be formed by virtue of the functions of the two buffer layers 11 and 12, and a high-luminance short-wavelength light emitting diode can be realized.

FIGS. 3A and 3B show structures wherein the band gap of the active layer 16 is varied to alter the wavelength of emitted light. FIG. 3A shows an example of a green light emitting diode wherein the composition of a defect reducing layer 14′ is Ga0.5In0.5N, the composition of cladding layers 15′ and 17′ is Al0.2Ga0.25In0.55N, and the composition of an active layer 16′ is Ga0.5In0.5N. FIG. 3B shows an example of a red light emitting diode wherein the composition of a defect reducing layer 14″ is Ga0.3In0.7N, the composition of cladding layers 15″ and 17″ is Al0.2Ga0.05In0.75N, and the composition of an active layer 16″ is Ga0.3In0.7N.

FIG. 3C shows a structure wherein a Ga0.5In0.5N mixed crystal is used as a second buffer layer 32 for reducing thermal distortion and AlGaN is used as a cap layer 33. In this structure, the first buffer layer 11 for forming nuclei may be omitted, as shown in FIG. 3D. Another mixed crystal of Al0.5In0.5N, etc. may be similarly used as thermal distortion reducing buffer layer 32. In the case where a mixed crystal is used as a second buffer layer 32, the cap layer 33 for preventing evaporation of In may be omitted, as shown in FIG. 3E, since evaporation of In is slow.

FIG. 4 shows schematically the structure of a growing apparatus used in fabricating the device of this embodiment. Reference numeral 41 is a reaction tube of quartz into which a material mixture gas is introduced from a gas introducing port 42. The gas within the reaction tube 41 is exhausted from a gas exhaust port 43.

A susceptor of carbon 44 is disposed within the reaction tube 41, and a substrate 47 is mounted on the susceptor 44. The susceptor 44 is heated by induction using a high-frequency coil 45. The temperature of the substrate 47 is measured by a thermocouple 46 and controlled by a control apparatus (not shown).

A description will now be given of a method of fabricating a light emitting diode with use of the growing apparatus (shown in FIG. 4). At first, the substrate 47 (sapphire substrate 10 in FIG. 2) is mounted on the susceptor 44. High-purity hydrogen is introduced from the gas introducing port 42 at a rate of 1 l/min., and the gas within the reaction tube 41 is replaced. Then, the gas exhaust port 43 is connected to a rotary pump and the pressure within the reaction tube 41 is reduced to 20 to 70 Torr.

Subsequently, the substrate 47 is heated within hydrogen at 1100° C. and the surface of the substrate 47 is cleaned. Following this, the temperature of the substrate is lowered to 450 to 900° C., and H2 gas is changed to NH3 gas, N2H4 gas, or an N-containing organic compound, e.g. (CH3)2N2H2. In addition, an organic metal compound according to a layer to be grown is introduced, thereby forming the layer. When the AlN buffer layer 11 is formed, for example, an organic metal Al compound, e.g. Al(CH3)3 or Al(C2H5)3 is introduced. When the GaN second buffer layer 12, active layer 14 and contact layer 16 are formed, an organic Ga compound, e.g. Ga(CH3)3 or Ga(C2H5)3 is introduced to form them. When the AlGaN cladding layers 13 and 15 are formed, both of an organic metal Al compound and an organic metal Ga compound are introduced to form them. In order to narrow the band gap of the GaN active layer 14. In (indium) may be added. In this case, In is added by introducing an organic metal In compound, e.g. In(CH3)3 or In(C2H5)3.

When doping is carried out, a doping material is introduced simultaneously. An n-type doping material for forming the cladding layer 13 is an Si hydride such as SiH4 or an organic metal Si compound such as Si(CH3)4. A p-type doping material for forming the cladding layer 15 and contact layer 16 is an organic metal Mg compound such as (C5H5)2Mg or an organic metal Zn compound such as Zn(CH3)2, etc. In order to improve the ratio of incorporated In, a layer containing In is grown in an atmosphere containing no nitrogen, Ar, etc., and (CH3)2N2H2 having a higher decomposition ratio than ammonia is used as material.

In order to increase the ratio of activation of p-type dopant, it is necessary to prevent mixing of hydrogen into a crystal. For this purpose, in the higher temperature range between the growth temperature and 850° C. to 700° C., the substrate is cooled in ammonia in order to prevent dissociation of nitrogen. In the lower temperature range under 850° C. to 700° C., the substrate is cooled with a gas containing no NH3 in order to prevent mixture of hydrogen from NH3 or a carrier gas in the cooling process. Furthermore, when it is necessary to increase the ratio of activation of p-type dopant, thermal treatment is effected in a nitrogen radical produced by an RF plasma. This is for the reason that heat treatment can be performed at high temperatures of 900° C. to 1200° C., owing to the fact that dissociation of nitrogen atoms from the crystal can be prevented perfectly, and crystalline defects such as nitrogen cavities can be eliminated.

Specifically, films are grown such that NH3 is introduced as material at a rate of 1×10−3 mol/min., Ga(CH3)3 is introduced at a rate of 11×10−5 mol/min., and Al(CH3)3 is introduced at a rate of 1×10−6 mol/min. The temperature of the substrate is 1050° C., the pressure is 38 Torr, the total flow amount of material gas is 1 l/min., the n-type dopant is Si, and the p-type dopant is Mg. The materials are Si(CH3)4 and (C5H5)2Mg, respectively.

The thus obtained semiconductor substrate was evaluated by X-ray diffraction. It was found that the crystalline defect reduced remarkably, and realization of high-luminance, short-wavelength light emitting devices could be expected. On the other hand, it is possible to curb release of N in annealing and reduce the resistance of p-type layers 17 and 18, by annealing the semiconductor substrate in a nitrogen radical at 400° C. to 1200° C. (preferably 700° C. to 1000° C.). FIG. 5 shows schematically an annealing apparatus. Reference numeral 91 denotes a reaction tube, numeral 92 a wafer, 93 a susceptor with an additional function of a heater, 94 a high-frequency coil for activating a gas, and 95 a high-frequency power supply. Specifically, the semiconductor substrate was annealed within the shown apparatus at 1000° C. for 30 minutes.

It is also effective that annealing is performed in a nitrogen-containing compound (an active nitride) which releases no active hydrogen. Specifically, if annealing is carried out in an organic compound having an azide group, e.g. ethyl azide, dissociation of N can be prevented in the annealing and H is not incorporated. Thus, the resistance of the p-type layer can be further reduced.

(Embodiment 2)

FIG. 6 is a cross-sectional view showing the device structure of a light emitting diode according to a second embodiment of the present invention. In this embodiment, a contact layer is provided not only on the p-side but also on the n-side, thereby further enhancing the efficiency.

An AlN first buffer layer 51 (9 nm) for forming a growth nucleus and controlling polarity is formed on the C face of a sapphire substrate 50 at 350° C., and then a Ga0.5In0.5N second buffer layer 52 (0.5 μm) for reducing thermal distortion is formed at 550° C. A GaN cap layer 53 (0.5 μm) for preventing In evaporation is formed on the second buffer layer 52 at 650° C.

After the layers 51 to 53 are formed, the resultant is heated up to 1050° C. in an ammonia-free hydrogen atmosphere and the following layers are successively formed; an Se or S doped n-type GaN contact layer 54 (2.0 μm); an Se or S doped GaInN (from GaN to Ga0.7In0.3N) composition grading layer 55 (1.0 μm) for reducing lattice mismatch; an Se or S doped Ga0.7In0.3N defect-reducing layer 56 (4.0 μm) for reducing crystalline defect; an Se or S doped (1×1018 cm−3 n-type Al0.1Ga0.55In0.35N cladding layer 57 (1.0 μm) functioning as a light emitter; a Ga0.7In0.3N active layer 58 (0.5 μm); an Mg or Zn doped (1×1018 cm−3) p-type Al0.1Ga0.55In0.35N cladding layer 59 (1.0 μm); and an Mg or Zn doped (5×1018 cm−3) p-type GaN contact layer 60 (0.5 μm).

Subsequently, Pd: 500 nm, Cr: 100 nm and Au: 500 nm are formed on the contact layer 60, and AuGe: 100 nm, and Au: 500 nm are formed on the contact layer 54. The resultant is subjected to heat treatment at 400° C. to 800° C. in an inert gas or N2, thus forming ohmic electrodes (p-side electrode 61 and n-side electrode 62).

With this structure, too, a high-quality AlGaInN-based semiconductor layer can be formed by virtue of the functions of the AlN first buffer layer 51 and GaInN second buffer layer 52, and the same advantage as with the first embodiment can be obtained. In addition, in the present embodiment, since a lattice mismatch of 0.3% is provided between the active layer 58 and cladding layers 57 and 59, the light emission wavelength is increased and the degree of absorption can be reduced.

In the present embodiment, the composition grading layer 55 is provided for reducing lattice mismatch. However, grading is not necessarily required. The thermal distortion reducing layer is not limited to GaInN, and GaN can also be used, as shown in FIG. 7. In this case, an AlN first buffer layer 51 (9 nm) for forming growth nuclei and controlling polarity is grown on a C face of a sapphire substrate 50 at 350° C. A GaN second buffer layer 72 (0.5 μm) for reducing thermal distortion is grown on the first buffer layer 51 at 550° C. Subsequently, layers 54 to 60 are formed similarly with the structure as shown in FIG. 6.

No buffer layer for reducing thermal distortion may be provided, as shown in FIG. 8. An AlN first buffer layer 51 (average thickness: 5 nm) for forming growth nuclei and controlling polarity is grown on a substrate 50 which is set off by 5° from a C face to an A face of sapphire. Subsequently, layers 54-60 are formed similarly with the structure as shown in FIG. 6.

In order to form nuclei, a layer having many pinholes formed loosely is desirable, since it facilitates growth in a lateral direction and as a result a high-quality layer can be formed. When growth is effected on an A face of sapphire, stripes may often appear on the grown surface. However, by using a buffer layer with pin holes, mirror-surface growth can be realized. In addition, GaN may be used as buffer layer for forming the nuclei. In this case, dissociation of nitrogen can be prevented by introducing a very small amount of ammonia to the last limit at which GaN grows.

FIG. 9 is a graph showing the relationship between the flow rate of ammonia and the speed of growth at the time of growing GaN. Even if the flow rate of ammonia is reduced to 1/200 (5 ml/min.) of the total flow rate, GaN grows. When the flow rate of ammonia is about 1/50 (20 ml/min.), the film thickness becomes the greatest. When ammonia of about 1/50 to 1/200 of the total flow rate is introduced, the dissociation of nitrogen is most reduced. Under such conditions, GaN can be used as a buffer layer material for forming the nuclei.

The present invention is not limited to the above embodiments. The device structures are not limited to those shown in the embodiments and can be modified where necessary. In brief, the present invention is applicable to the case where a semiconductor layer of AlGaInN material is formed on a single crystal substrate to form a light emitting element, etc. Besides, the substrate is not necessarily limited to a sapphire substrate, and a single crystal of an SiC or other material may be used. The present invention is not necessarily limited to a light emitting device, can be applicable to, e.g. a high-temperature operable semiconductor device. Other modifications may be made without departing from the spirit of the present invention.

As has been described above in detail, according to the present invention, the crystalline quality and reproducibility of a semiconductor layer for forming a device made of an AlGaInN-based material can be improved. As a result, an AlGaInN-based semiconductor layer of small defect can be grown, and a high-luminance, short-wavelength light emitting device, etc. can be fabricated.

Now consideration will be given of Mg used as a p-type dopant (acceptor impurity) of a nitride-based Group III-V compound semiconductor. If the activation ratio of Mg can be increased, it becomes possible to reduce the amount of added Mg and obtain a p-type layer with good surface flatness, small defect and low resistance. The inventors of the present invention examined the hydrogen concentration in a crystal, which is considered to be closely related to a decrease in activation ratio of Mg. As a result, it was found that hydrogen of a concentration substantially equal to a high Mg concentration was mixed in a doped layer, as compared to an undoped layer, and that the amount of mixed hydrogen could be reduced by heat treatment.

FIG. 10 is a graph showing the relationship between the temperature for heat treatment and hydrogen concentration when the heat treatment was performed at various temperatures. A sample is Mg-doped GaN. The hydrogen concentration can be decreased by performing heat treatment at temperatures of 700° C. or above. In the case of a device requiring exact control of carrier concentration as in a semiconductor laser, it is necessary to limit the hydrogen concentration to 10% or less of the saturation concentration. In this case, treatment needs to be performed at 1000° C. or above. However, if treatment is performed at 800° C. or so, the degree of evaporation of a constituent element such as nitrogen increases steeply and the crystalline surface deteriorates considerably.

In order to prevent the deterioration of the surface due to high-temperature treatment, it is important to prevent evaporation of a constituent element such as nitrogen. According to the study by the inventors, it was found that evaporation of the constituent element can be curbed in a high temperature region where hydrogen can be removed, by choosing a proper method. Specifically, the surface is coated with another material (cap layer) and then subjected to heat treatment. It is important that the cap layer has heat resistance, does not include an element (e.g. donor type impurity such as Si or Se) adversely affecting the formation of p-type nitride layer due to diffusion, has good hydrogen permeability, has a lattice constant close to that of a nitride and no thermal distortion, and is a dense film non-permeable to nitrogen or Ga. In addition, since a cap layer is removed after completion of heat treatment, it is desirable that the cap layer be formed of a material which can be etched selectively in relation to an underlying nitride layer.

Of these conditions, the most important condition is that the cap layer includes no impurities forming a donor type or deep level which is a factor of an increase in resistance. Thus, a Group III-V compound semiconductor is suitable. Of the III-V compound semiconductors, those having lattice constant close to the lattice constant of a nitride are a nitride itself and BP (boron phosphide). However, BP is chemically stable and difficult to etch. In addition, GaN is difficult to selectively etch, and InN lacks heat resistance.

On the other hand, AlN has good heat resistance and can be selectively etched with hydrochloric acid, but these compounds have a problem relating to hydrogen permeability. However, according to the inventors' study, it was thought that the hydrogen permeability of the Group III-V nitride was remarkably increased by addition of an acceptor. For example, in the case of AlN, adequate hydrogen permeability can be obtained by adding Mg in an amount of 1017 to 1020 cm−3. In particular, by doping the cap layer with the same impurity as the acceptor impurity of the cladding layer, it is impossible to prevent an increase in contact resistance due to a decrease in carrier concentration of the surface being subjected to heat treatment. Accordingly, by using the acceptor-doped AlN as cap layer, hydrogen can be removed while curbing evaporation of the constituent element such as nitrogen.

A12O3 is a substrate material conventionally used for forming a nitride layer as well, though its lattice constant is different from that of a nitride, and is free from the problem of involving a great thermal distortion in a cooling process after thermal treatment. Moreover, A12O3 satisfies all other conditions as above-mentioned in relation to a cap layer. Furthermore, an A12O3 cap layer can be formed more easily especially by sputtering and has an advantage to be easily etched by acid or alkaline etchant. Therefore the same effect is expected when A12O3 is used for a cap layer in this invention.

As has been described above, in the present invention, after a heat-resistant cap layer of AlN in which a p-type dopant is added or A12O3 is deposited, heat treatment for p-type layers is carried out. Thus, the heat treatment can be performed at higher temperatures, and hydrogen can be removed while curbing evaporation of the constituent element such as nitrogen. Thus, the activation ratio of Mg increases and a low-resistance, high-quality p-type nitride compound layer having good surface flatness can be formed without adding excessive Mg. Therefore, a high-performance, short-wavelength light emitting element such as a semiconductor laser can be realized.

In the above description, Mg is mentioned as an example of the acceptor impurity. The same advantage, however, can be obtained by carrying out heat treatment with a cap layer including such a doping material as to function as an acceptor of a nitride-based Group III-V compound semiconductor and to take in hydrogen in a doping layer at the same time.

(Embodiment 3)

FIG. 11 is a graph showing variations in resistance value of p-type layers in relation to heat treatment temperatures, in the case where GaN, to which Mg is added in an amount of 5×1019 cm−3, is subjected to heat treatment with use of the acceptor-doped AlN cap layer of the present invention, the GaN is subjected to heat treatment with use of an AlN cap layer doped with no acceptor, and the GaN is subjected to heat treatment without use of the cap layer.

When the cap layer is not used, the resistance value decreases in a heat treatment temperature range of 400° C. or above. The resistance value further decreases as the rise in treatment temperature. In a range of 700° C. to 900° C. the lowest resistance value is obtained. However, the resistance increases in a heat treatment temperature range of over 900° C. When the AlN-undoped cap layer is used, the resistance value decreases in a simple manner as the treatment temperature increases. In a range of 800° C. or above, the resistance value reaches a saturated level. On the other hand, in the method of the present invention, the resistance decreases remarkably as the treatment temperature rises even in a range of 700° C. or above. In a range of 800° C. or above, the resistance reducing effect does not greatly vary, but the resistance decreases in a simple manner up to a treatment temperature range of 1000° C. or above.

When the cap layer is not used, the hydrogen removing effect is improved with temperatures in a treatment temperature range of 700° C. or above. However, the degree of evaporation of the constituent element such as nitrogen increases simultaneously and the crystalline defect deteriorates further. It is considered that consequently the resistance value reducing effect is prevented, and the resistance value rises, although the treatment temperature is increased, in a temperature range of 900° C. or above. Dissociation of the constituent element from the surface can be prevented by using the AlN cap layer. In the case of not adding an acceptor, however, the hydrogen permeability is low and the resistance value reaches a saturated level. By contrast, in the method of the present invention, there is no increase in defect in a range of 700° C. or above, at which dissociation of the constituent element has been unignorable in the prior art, and hydrogen can be eliminated effectively. Therefore, a crystal of a lower resistance than in the prior art is obtained. This effect is conspicuous in a treatment temperature range of 800° C. or above.

The effect of improvement in hydrogen permeability of AlN by addition of an acceptor is obtained by addition of the acceptor in an amount of 1017 cm−3. It is not desirable to add the acceptor in an amount of 1020 cm−3 or more, since such an amount of acceptor degrades the quality of the layer.

FIG. 12 shows the relationship between the Mg concentration and the resistance value in a GaN layer which is subjected to heat treatment at 800° C. for 30 minutes in an Ar atmosphere. In a conventional method using no cap layer, a decrease in resistance value does not occur unless Mg is added in an amount of 1019 cm−3 which results in cloudiness. By contrast, according to the method of the present invention wherein the acceptor-doped cap layer is used, the electrical activation ratio of Mg can be increased. Thus, the resistance value can be decreased at an Mg concentration of 1019 cm−3 or less at which a flat film is obtainable. These advantages are obtained similarly with a mixed crystal of AlN, InN, etc.

FIG. 13 is a cross-sectional view of the device structure of a semiconductor laser fabricated by the method of the third embodiment of the present invention. On the C face of a sapphire substrate 70, the following layers are successively formed: an AlN (10 nm) first buffer layer 71, a GaN (1.0 μm) second buffer layer 72, an Si-doped n-type AlGaN (1.0 μm) cladding layer 73, a GaN (0.5 μm) active layer 74, an Mg-doped p-type AlGaN (1.0 μm) cladding layer 75, and an Mg-doped p-type GaN (0.5 μm) contact layer 76. Although not shown, electrodes are provided on a side surface of the n-type cladding layer 73 and a top surface of the p-type contact layer 76.

Like the semiconductor laser of Embodiment 1, the semiconductor laser of the present embodiment can be fabricated by using the growing apparatus (FIG. 4) used in Embodiment 1. In the present embodiment, in order to increase the activation ratio of p-type dopant Mg in the Mg-doped p-type AlGaN cladding layer 75 and p-type GaN contact layer 76, an Mg-doped AlN cap layer 77 (10 to 1000 nm) is formed on the contact layer 76, as shown in FIG. 14. After the resultant is cooled to room temperature, heat treatment is carried out at 800 to 1200° C. in a hydrogen-free gas such as nitrogen or in a vacuum. Thereafter, the AlN cap layer 77 is removed by an acid containing hydrochloric acid or phosphoric acid or an alkali etching liquid containing NaOH, KOH, etc. The heat treatment may be carried out in a vacuum, but it is effective to perform it in a hydrogen-free gas since evaporation of the constituent element can be prevented.

More specifically, AlGaN is grown by introducing, as material, NH3 at 1×10−3 mol/min., Ga(CH3)3 at 1×10−5 mol/min., and Al(CH3)3 at 1×10−6 mol/min. In the case of GaN, the supply of Al is stopped. In the case of AlN, the supply of Ga is stopped. The temperature of the substrate is 1050° C., the pressure is 75 Torr, and the flow rate of the total material gas is 1 l/min. The doping material for the cladding layers 73 and 75 is SiH4 as n-type material and (C5H5)2Mg as p-type material. The heat treatment after AlN cap layer 77 formation is performed at 1000° C. for 30 minutes in Ar atmosphere in the growing apparatus as shown in FIG. 4. The cap layer 77 is etched away by hydrochloric acid at 60° C. for 15 minutes.

In the thus fabricated semiconductor laser, the Mg activation rate of the p-type GaN-based compound semiconductor layers (AlGaN cladding layer 73 and GaN contact layer 75) can be increased. Thus, without excessively adding Mg, a low-resistance, p-type GaN-based compound semiconductor layer can be formed. Therefore, a high-quality, p-type GaN-based compound semiconductor layer can be grown and the performance and life of the short-wavelength semiconductor laser can be increased.

As a modification of the third embodiment of this invention, there is fabricated a semiconductor laser in which an Al2O3 cap layer is formed in place of an Mg-doped AlN cap layer and other conditions are all the same as the third embodiment. More specifically, an Al2O3 cap layer is formed by use of sputtering, the resultant is cooled to room temperature and subjected to heat treatment at 1000° C. for 30 minutes in Ar atmosphere, and the Al2O3 cap layer is etched away by hydrochloric acid at 70° C. for 15 minutes. In this case as well, the Mg activation rate of the obtained p-type GaN-based compound semiconductor layers can be increased. Without excessively adding Mg, a low resistance and high-quality p-type GaN-based compound semiconductor layer can be grown.

The present invention is not limited to the above embodiments. In the third embodiment, GaN or AlGaN is used as material of a low-resistance, p-type compound semiconductor layer. However, the present invention is not limited to such a GaN-based compound semiconductor, and a nitride-based Group III-V compound semiconductor may be used. The thickness of the cap layer, the doping amount of the acceptor, the heat treatment temperature after the formation of the cap layer, etc. may be modified on an as-needed basis. Besides, the present invention is applicable not only to the semiconductor laser but also to the manufacture of a light emitting diode. Furthermore, this invention is applicable to the manufacture of various semiconductor devices having layers of p-type nitride-based Group III-V compounds. Other modifications may be made to the invention without departing from the spirit of the invention.

As has been described above, according to the present invention, the acceptor-doped AlN or A12O3 cap layer is formed on the acceptor-doped nitride-based Group III-V compound semiconductor layer, and the resultant structure is subjected to heat treatment. Thus, the heat treatment temperature is raised and hydrogen can be removed while curbing evaporation of a constituent element such as nitrogen. Therefore, the electrical activation ratio of acceptor impurity in the nitride-based Group III-V compound semiconductor layer can be increased and the high-quality p-type layer can be formed. This contributes to realization of a high-performance, short-wavelength semiconductor laser, etc.

Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details, and representative devices shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

Ohba, Yasuo, Hatano, Ako

Patent Priority Assignee Title
7244968, Jun 03 2003 SAMSUNG ELECTRONICS CO , LTD GaN-based semiconductor junction structure
9130122, Sep 06 2013 Industrial Technology Research Institute; WALSIN LIHWA Corp Light emitting diode
Patent Priority Assignee Title
5122845, Mar 01 1989 Toyoda Gosei Co., Ltd.; Nagoya University and Research Development Corporation of Japan Substrate for growing gallium nitride compound-semiconductor device and light emitting diode
5218216, Jan 31 1987 Toyoda Gosei Co., Ltd.; NAGOYA UNIVERSITY Gallium nitride group semiconductor and light emitting diode comprising it and the process of producing the same
5247533, Dec 26 1990 TOYODA GOSEI CO , LTD ; AKASAKI, ISAMU; AMANO, HIROSHI Gallium nitride group compound semiconductor laser diode
5290393, Jan 31 1991 Nichia Corporation Crystal growth method for gallium nitride-based compound semiconductor
5523589, Sep 20 1994 Cree, Inc Vertical geometry light emitting diode with group III nitride active layer and extended lifetime
5578839, Nov 20 1992 Nichia Corporation Light-emitting gallium nitride-based compound semiconductor device
5656832, Mar 09 1994 Kabushiki Kaisha Toshiba Semiconductor heterojunction device with ALN buffer layer of 3nm-10nm average film thickness
5909040, Mar 09 1994 Kabushiki Kaisha Toshiba Semiconductor device including quaternary buffer layer with pinholes
5929466, Mar 09 1994 Kabushiki Kaisha Toshiba Semiconductor device and method of fabricating the same
5990495, Aug 25 1995 Kabushiki Kaisha Toshiba Semiconductor light-emitting element and method for manufacturing the same
6242764, Jul 17 1997 Kabushiki Kaisha Toshiba III-N semiconductor light-emitting element having strain-moderating crystalline buffer layers
JP2229476,
JP4297023,
JP5183189,
JP541541,
/
Executed onAssignorAssigneeConveyanceFrameReelDoc
Jul 27 2001Kabushiki Kaisha Toshiba(assignment on the face of the patent)
Date Maintenance Fee Events
Jan 05 2007M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
Jan 03 2011M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Oct 04 20084 years fee payment window open
Apr 04 20096 months grace period start (w surcharge)
Oct 04 2009patent expiry (for year 4)
Oct 04 20112 years to revive unintentionally abandoned end. (for year 4)
Oct 04 20128 years fee payment window open
Apr 04 20136 months grace period start (w surcharge)
Oct 04 2013patent expiry (for year 8)
Oct 04 20152 years to revive unintentionally abandoned end. (for year 8)
Oct 04 201612 years fee payment window open
Apr 04 20176 months grace period start (w surcharge)
Oct 04 2017patent expiry (for year 12)
Oct 04 20192 years to revive unintentionally abandoned end. (for year 12)