An integrated circuit has an isochronous network port for receiving isochronous information from an isochronous network. To allow the integrated circuit to receive information packaged in accordance with two different packaging protocols (for example, HDLC and ATM), the integrated circuit includes a first framer/deframer circuit for deframing information packaged in accordance with a first packaging protocol (for example, HDLC) and a second framer/deframer circuit for deframing information packaged in accordance with a second packaging protocol (for example, ATM). A circuit switch is provided to cause incoming data to be deframed by the appropriate framer/deframer circuit depending on which slot of the network frame contained the information. Once deframed, a buffer manager controls storing of the information in a circular ring buffer in an external memory. A device residing on a host bus coupled to the integrated circuit may then read the information from the circular ring buffer via a parallel bus port of the integrated circuit. information may also pass in the opposite direction from the parallel bus port, through a buffer memory port to the buffer memory, and from the buffer memory through the buffer memory port, through an appropriate framer/deframer circuit, through the isochronous network port, and onto the network.
|
0. 69. A method, comprising:
deframing information of a received slot of information using a first protocol packet deframer circuit;
deframing information of another received slot of information using a second protocol packet deframer circuit;
generating an output that corresponds with the slot being received; and
using the output to address a slot mapping memory.
0. 74. A method, comprising:
framing information, wherein information frames include non-isochronous and isochronous slots;
deframing information of an isochronous slot of using a first protocol packet deframer circuit; and
deframing information of another isochronous slot using a second protocol packet deframer circuit, said first and second protocol packet deframer circuits being coupled to a common buffer memory.
30. A method, comprising:
framing network information, wherein network information frames include non-isochronous and isochronous slots;
deframing information of an isochronous slot of using a first protocol packet deframer circuit; and
deframing information of another isochronous slot using a second protocol packet deframer circuit, said first and second protocol packet deframer circuits both being disposed on the same integrated circuit.
0. 47. An apparatus, comprising:
an isochronous port;
a first protocol circuit;
a second protocol circuit; and
a circuit switch multiplexer/demultiplexer coupled to the isochronous port, the first protocol circuit, and the second protocol circuit, wherein the circuit switch multiplexer/demultiplexer comprises a multiplexer/demultiplexer and a storage device, the multiplexer/demultiplexer being at least in part controlled based on an output from the storage device.
0. 76. An apparatus comprising:
a network port;
a multiplexer/demultiplexer circuit coupled to the network port;
a first protocol circuit and a second protocol circuit each coupled to the multiplexer/demultiplexer circuit; and
a buffer coupled to the first and second protocol circuit;
wherein a signal path is provided from the network port to the first protocol circuit, and from the first protocol circuit to the buffer, and from the buffer to the second protocol circuit, and from the second protocol circuit to the network port.
1. An integrated circuit, comprising:
an isochronous network port;
a first protocol packet framer/deframer circuit;
a second protocol packet framer/deframer circuit; and
a circuit switch multiplexer/demultiplexer coupled to said isochronous network port, said first protocol packet framer/deframer circuit, and said second protocol packet framer/deframer circuit, wherein said circuit switch multiplexer/demultiplexer comprises a multiplexer/demultiplexer, and a storage device, said multiplexer/demultiplexer being at least in part controlled based on a value output from said storage device.
0. 70. An apparatus, comprising:
a first packet deframer circuit which deframes information in accordance with a first protocol;
a second packet deframer circuit which deframes information in accordance with a second protocol; and
means for causing the first packet deframer circuit to deframe information in a first isochronous slot of a frame in accordance with the first protocol and for causing the second packet deframer circuit to deframe information in a second isochronous slot of the frame in accordance with the second protocol, wherein the means comprises means for storing slot mapping information.
0. 45. An apparatus, comprising:
an isochronous port;
one or more first protocol packet framer/deframer circuits;
one or more second protocol packet framer/deframer circuits; and
a circuit switch multiplexer/demultiplexer coupled to the isochronous port, at least one of the first protocol packet framer/deframer circuits, and at least one of the second protocol packet framer/deframer circuits, wherein the circuit switch multiplexer/demultiplexer comprises a multiplexer/demultiplexer and a storage device, the multiplexer/demultiplexer being at least in part controlled based on an output from the storage device.
0. 71. An apparatus comprising:
a first packet deframer circuit which deframes information in accordance with a first protocol;
a second packet deframer circuit which deframes information in accordance with a second protocol;
means for causing the first packet deframer circuit to deframe information in a first isochronous slot of a frame in accordance with the first protocol and for causing the second packet deframer circuit to deframe information in a second isochronous slot of the frame in accordance with the second protocol;
means for managing a receive buffer;
a port; and
interface circuitry coupled to the port.
11. A method, comprising:
deframing information of a slot of a frame of network information using a first protocol packet deframer circuit;
deframing information of another slot of said frame of network information using a second protocol packet deframer circuit, said first and second protocol packet deframer circuits both being disposed on the same integrated circuit;
incrementing a counter of said integrated circuit so that a count value output from said counter corresponds with a slot number of the slot being received into said integrated circuit; and
using said count value to address a slot mapping memory of said integrated circuit.
14. An integrated circuit, comprising:
a first packet deframer circuit which deframes information in accordance with a first network protocol;
a second packet deframer circuit which deframes information in accordance with a second network protocol; and
means for causing said first packet deframer circuit to deframe information in a first isochronous network slot of a frame in accordance with said first network protocol and for causing said second packet deframer circuit to deframe information in a second isochronous network slot of said frame in accordance with said second network protocol, wherein said means comprises means for storing slot mapping information.
0. 87. A method comprising:
coupling information from a network to an isochronous port, the information including non-isochronous and isochronous slots;
coupling the information from the isochronous port to a multiplexer/demultiplexer;
selectively coupling the information from the multiplexer/demultiplexer to a first protocol circuit and a second protocol circuit; and
selectively coupling the information from/to the first and second protocol circuit to a buffer;
wherein a signal path is provided from the isochronous port to the first protocol circuit, and from the first protocol circuit to the buffer, and from the buffer to the second protocol circuit, and from the second protocol circuit to the isochronous port.
16. An integrated circuit comprising:
a first packet deframer circuit which deframes information in accordance with a first network protocol;
a second packet deframer circuit which deframes information in accordance with a second network protocol;
means for causing said first packet deframer circuit to deframe information in a first isochronous network slot of a frame in accordance with said first network protocol and for causing said second packet deframer circuit to deframe information in a second isochronous network slot of said frame in accordance with said second network protocol;
means for managing a receive ring buffer;
a parallel bus port; and
parallel bus interface circuitry coupled to said parallel bus port.
0. 72. An apparatus comprising:
a first packet deframer circuit which deframes information in accordance with a first protocol;
a second packet deframer circuit which deframes information in accordance with a second protocol;
means for causing the first packet deframer circuit to deframe information in a first isochronous slot of a frame in accordance with the first network protocol and for causing the second packet deframer circuit to deframe information in a second isochronous slot of the frame in accordance with the second protocol;
means for managing a receive buffer;
a bus port for coupling to a bus; and
interface circuitry coupled to the bus port, wherein the bus supports multiple transfer types, such as direct memory access, shared memory access or standard I/O access.
0. 75. An apparatus, comprising:
means for framing information, each information frame having isochronous and non-isochronous slots and each of the isochronous slots having information formatted by one of at least a first protocol or a second protocol;
means for receiving the framed information;
means for separating the isochronous slots and the non-isochronous slots;
a first means for combining information formatted by a first protocol into a first packet;
a second means for combining information formatted by a second protocol into a second packet; and
means for coupling first protocol formatted information in an isochronous slot to the first means for combining and for coupling second protocol formatted information in another isochronous slot to the second means for combining.
38. An integrated circuit, comprising:
means for framing information, each information frame having isochronous and non-isochronous slots and each of said isochronous slots having information formatted by one of at least a first network protocol or a second network protocol;
means for receiving the framed information;
means for separating the isochronous slots and the non-isochronous slots;
a first means for combining information formatted by a first protocol into a first packet;
a second means for combining information formatted by a second protocol into a second packet; and
means for coupling first protocol formatted information in an isochronous slot to the first means for combining and for coupling second protocol formatted information in another isochronous slot to the second means for combining.
0. 73. An apparatus, comprising:
an isochronous port, wherein the isochronous port receives a frame of information, the frame having a plurality of non-isochronous and isochronous slots, and each of the isochronous slots having information of one of at least a first protocol or a second protocol;
a first protocol packet framer/deframer circuit;
a second protocol packet framer/deframer circuit; and
a circuit switch multiplexer/demultiplexer coupled to the isochronous port, the first protocol packet framer/deframer circuit, and the second protocol packet framer/deframer circuit, wherein the circuit switch multiplexer/demultiplexer couples the isochronous first protocol slots to the first protocol packet framer/deframer circuit and couples the isochronous second protocol slots to the second protocol packet framer/deframer circuit.
0. 58. An apparatus, comprising:
an isochronous port;
one or more first protocol circuits;
one or more second protocol circuits;
a circuit switch multiplexer/demultiplexer coupled to the isochronous port, at least one of the first protocol circuits, and at least one of the second protocol circuits, wherein the circuit switch multiplexer/demultiplexer comprises a multiplexer/demultiplexer and a storage device, the multiplexer/demultiplexer being at least in part controlled based on an output from the storage device; and
a buffer memory, wherein a signal path is provided from the isochronous port to at least one of the first protocol circuits, and from the at least one first protocol circuit to the buffer memory, and from the buffer memory to at least one of the second protocol circuits, and from the second protocol circuit to the isochronous port.
18. An integrated circuit, comprising:
an isochronous network port, wherein the isochronous network port receives frame of information, said frame having a plurality of non-isochronous and isochronous slots, and each of said isochronous slots having information of one of at least a first protocol or a second protocol;
a first protocol packet framer/deframer circuit;
a second protocol packet framer/deframer circuit; and
a circuit switch multiplexer/demultiplexer coupled to said isochronous network port, said first protocol packet framer/deframer circuit, and said second protocol packet framer/deframer circuit, wherein the circuit switch multiplexer/demultiplexer couples said isochronous first protocol slots to the first protocol packet framer/deframer circuit and couples said isochronous second protocol slots to the second protocol packet framer/deframer circuit.
2. The integrated circuit of
3. The integrated circuit of
4. The integrated circuit of
5. The integrated circuit of
6. The integrated circuit of
a receive counter, said receive counter being incremented after a receipt of a slot of information received on said isochronous network port, a count value output from said receive counter pointing to a corresponding memory location of said plurality of memory locations of said storage device.
7. The integrated circuit of
a parallel bus port, said storage device being accessible from said parallel bus port.
8. The integrated circuit of
a parallel bus port;
parallel bus interface circuitry coupled to said parallel bus port;
a memory; and
an arbiter circuit coupled to said parallel bus interface circuitry and to said memory, said arbiter arbitrating access to said memory.
9. The integrated circuit of
a buffer manager circuit coupled to said first protocol packet framer/deframer circuit, said second protocol packet framer/deframer circuit and to said arbiter circuit, said buffer manager circuit comprising:
first and second receive pointer registers for pointing to a receive buffer in said memory; and
first and second transmit pointer registers for pointing to a transmit buffer in said memory.
10. The integrated circuit of
means, coupled to said circuit switch multiplexer/demultiplexer, for managing buffering of substantially nondeframed isochronous network data in said memory.
12. The method of
programming said slot mapping memory of said integrated circuit via said parallel bus port.
13. The method of
storing information deframed by said first protocol packet deframer circuit in a first ring buffer; and
storing information deframed by said second protocol packet deframer circuit in a second ring buffer.
15. The integrated circuit of
17. The integrated circuit of
a first packet framer circuit which frames information in accordance with a network protocol; and
a second packet framer circuit which frames information in accordance with a network protocol,
wherein said means for causing comprises:
a multiplexer having a first input lead, a second input lead, and an output lead, said first input lead being coupled to an output lead of said first packet framer circuit, said second input lead being coupled to an output lead of said second packet framer circuit, and an output lead being coupled to an output part of an isochronous network port of said integrated circuit; and
a demultiplexer having an input lead, a first output lead, and a second output lead, said input lead being coupled to an input part of said isochronous network port, said first output lead being coupled to an input lead of said first packet deframer circuit, and said second output lead being coupled to an input lead of said second packet deframer circuit.
19. The integrated circuit of
a first demultiplexer coupled to said isochronous network port, wherein the first demultiplexer separates the non-isochronous slots from the isochronous slots, and the circuit switch multiplexer/demultiplexer is coupled to the first demultiplexer.
20. The integrated circuit of
a multiplexer/demultiplexer; and
a storage device, said multiplexer/demultiplexer being at least in part controlled based on a value output from said storage device.
21. The integrated circuit of
22. The integrated circuit of
23. The integrated circuit of
24. The integrated circuit of
25. The integrated circuit of
a receive counter, said receive counter being incremented after a receipt of a slot of information received on said isochronous network port, a count value output from said receive counter pointing to a corresponding memory location of said plurality of memory locations of said storage device.
26. The integrated circuit of
a parallel bus port, said storage device being accessible from said parallel bus port.
27. The integrated circuit of
a parallel bus port;
parallel bus interface circuitry coupled to said parallel bus port;
a memory; and
an arbiter circuit coupled to said parallel bus interface circuitry and to said memory, said arbiter arbitrating access to said memory.
28. The integrated circuit of
a buffer manager circuit coupled to said first protocol packet framer/deframer circuit, said second protocol packet framer/deframer circuit and to said arbiter circuit, said buffer manager circuit comprising:
first and second receive pointer registers for pointing to a receive buffer in said memory; and
first and second transmit pointer registers for pointing to a transmit buffer in said memory.
29. The integrated circuit of
means, coupled to said circuit switch multiplexer/demultiplexer, for managing buffering of substantially nondeframed isochronous network data in said memory.
31. The integrated circuit of
32. The method of
separating the non-isochronous slots from the isochronous slots into a non-isochronous data stream and an isochronous data stream;
coupling the isochronous slots formatted with the first protocol to the first protocol packet deframer circuit; and
coupling the isochronous slots formatted with the second protocol to the second protocol packet deframer circuit.
33. The method of
demultiplexing the isochronous slots; and
wherein the separating step includes the step of demultiplexing with a first demultiplexer each network information frame.
34. The method of
flaming information having a first protocol using a first protocol packet framer circuit;
framing information having a second protocol using a second protocol packet framer circuit;
combining the first protocol framed information and the second protocol framed information into isochronous slots; and
combining isochronous slots with non-isochronous slots into a frame.
35. The method of
incrementing a counter of said integrated circuit so that a count value output from said counter corresponds with a slot number of the slot being received into said integrated circuit; and using said count value to address a slot mapping memory of said integrated circuit.
36. The method of
programming said slot mapping memory of said integrated circuit via said parallel bus port.
37. The method of
storing information deframed by said first protocol packet deframer circuit in a first ring buffer; and
storing information deframed by said second protocol packet deframer circuit in a second ring buffer.
39. The integrated circuit of
a first means for separating a packet of information formatted by a first protocol into first segments of information;
a second means for disassembling a packet of information formatted by a second protocol into second segments of information; and
means for combining the first information segments and the second information segments into an isochronous data stream; means for combining the isochronous data stream with a non-isochronous data stream.
40. The integrated circuit as in
41. The integrated circuit of
42. The integrated circuit of
43. The integrated circuit of
means for managing a receive ring buffer;
a parallel bus port; and
parallel bus interface circuitry coupled to said parallel bus port.
44. The integrated circuit of
a first packet framer circuit which frames information in accordance with a network protocol; and
a second packet framer circuit which frames information in accordance with a network protocol,
wherein said means for coupling comprises: a multiplexer having a first input lead, a second input lead, and an output lead, said first input lead being coupled to an output lead of said first packet framer circuit, said second input lead being coupled to an output lead of said second packet framer circuit, and an output lead being coupled to an output part of an isochronous network port of said integrated circuit; and
a demultiplexer having an input lead, a first output lead, and a second output lead, said input lead being coupled to an input part of said isochronous network port, said first output lead being coupled to an input lead of said first packet deframer circuit, and said second output lead being coupled to an input lead of said second packet deframer circuit.
0. 46. The apparatus of
0. 48. The apparatus of
0. 49. The apparatus of
0. 50. The apparatus of
0. 51. The apparatus of
0. 52. The apparatus of
0. 53. The apparatus of
0. 54. The apparatus of
0. 55. The apparatus of
0. 56. The apparatus of
0. 57. The apparatus of
0. 59. The apparatus of
0. 60. The apparatus of
0. 61. The apparatus of
0. 62. The apparatus of
0. 63. The apparatus of
0. 64. The apparatus of
0. 65. The apparatus of
0. 66. The apparatus of
0. 67. The apparatus of
0. 68. The apparatus of
0. 77. The apparatus of
0. 78. The apparatus of
0. 79. The apparatus of
0. 80. The apparatus of
0. 81. The apparatus of
0. 82. The apparatus of
0. 83. The apparatus of
0. 84. The apparatus of
0. 85. The apparatus of
0. 86. The apparatus of
0. 88. The method of
0. 89. The method of
0. 90. The method of
0. 91. The method of
0. 92. The method of
0. 93. The method of
0. 94. The method of
0. 95. The method of
0. 96. The method of
0. 97. The method of
|
The microfiche appendix, which is a part of the present disclosure, entails one sheet of microfiche having a total of ninety-two (92) frames. The microfiche appendix contains RTL code and schematics of a specific embodiment of an integrated circuit in accordance with the present invention. A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright rights whatsoever.
This invention relates to isochronous networks.
Ethernet is a well known network protocol. See the IEEE specification 802.3 (the subject matter of which is incorporated herein by reference) for further background information on Ethernet. Ethernet is well suited for transferring large packets of information at spaced intervals. Information may, for example, be accumulated into a large packet and then sent in a relatively large packet from one Ethernet node to another Ethernet node. Ethernet can therefore be said to be a “bursty” network protocol.
Some types of information, such as the information in a typical telephone conversation, do not lend themselves to being accumulated over time and then being transmitted as a single large packet. In a telephone conversation, speech information should be passed from speaker to listener without significant delay because the listener may use that speech information to formulate a response. Accordingly, there is not time for large packets of information to be accumulated. Frequent transmissions of small packets of information over the network is required. Ethernet is not well suited to this “nonbursty” type of information transfer.
There are, however, communication protocols (called isochronous protocols) which are suited for communication of such “nonbursty” information. Circuit switching and time division multiplexing (TDM) techniques are employed to divide a communication medium into a number of consecutive frames, each frame including a number of time slots. A first telephone conversation may, for example, be allocated a first slot of each frame whereas a second telephone conversation may be allocated a second slot of each frame. Because telephone information for each conversation is received each frame, the “nonbursty” information of the telephone conversations is communicated without significant delay.
Isochronous networks may also be made to carry “bursty” information. Telephone companies use an information framing protocol known as “HDLC” to frame information (“bursty” and/or “nonbursty”) for isochronous communication over a standard digital telephone line (an example of which is Primary Rate ISDN or “PRI”). HDLC is part of a more encompassing protocol called “X.25” See the document ISO/IEC 3309, 1991 (the subject matter of which is incorporated herein by reference) for additional information on the HDLC protocol.
“Bursty” information such as video information and large computer files, on the other hand, passes over another structure. A first Ethernet network 8 having a plurality of workstations and a file server and an Ethernet hub is coupled to a second Ethernet network 9 via two Ethernet lines 10, 11 and an Ethernet hub/router 12. The file server of a network may, for example, store video data which can be accessed and displayed by the workstations of the network. Lines 10 and 11 are logically two different Ethernet lines. Hub/router 12 is coupled to the central office/exchange 6 via an isochronous link 13 such as a PRI line. Information is passed over link 13 using the HDLC protocol. The dots on selected workstations indicate video cameras.
A video camera of a workstation in the first Ethernet network can therefore capture video information and store that information in the file server of the first Ethernet network 8. A workstation in the second Ethernet network 9 can then access that information over Ethernet lines 10 and 11 via hub/router 12 and display that information. A workstation can also receive HDLC packaged “bursty” information (such as the yellow pages in graphic form) from the central office/exchange 6 via isochronous link 13.
There exists, however, another information packaging protocol known as asynchronous transfer mode (hereinafter “ATM”). See the document “ATM User-Network Interface Specification”, Version 3.0 (the subject matter of which is incorporated herein by reference) for additional information on the ATM protocol. Although it is envisioned that ATM will eventually replace HDLC, it is likely that significant numbers of ATM and HDLC data communication services will coexist for a significant period of time. It would therefore be desirable to provide network node hardware capable of both ATM and HDLC communication. Furthermore, a user using the structure of
An integrated circuit has an isochronous network port for receiving isochronous information from an isochronous network. To allow the integrated circuit to receive information packaged in accordance with two different packaging protocols (for example, HDLC and ATM), the integrated circuit includes a first protocol packet framer/deframer circuit for deframing information packaged in accordance with a first packaging protocol (for example, HDLC) and a second protocol packet framer/deframer circuit for deframing information packaged in accordance with a second packaging protocol (for example, ATM). A circuit switch is provided to steer incoming information to the appropriate packet framer/deframer circuit depending on which slot of the network frame carried the information.
In some embodiments, the information received from the network is stored in an external memory after being deframed. A buffer manager circuit may be provided on the integrated circuit to manage a circular inbound ring buffer of information in the external memory. A device, such as a CPU, residing on a host bus coupled to the integrated circuit may then read the information stored in the circular ring buffer via a parallel bus port of the integrated circuit. An arbiter circuit on the integrated circuit determines whether information from the framer/deframer circuit will be written to the external memory or whether the device on the host bus will read information from the external memory. In some embodiments, the integrated circuit includes a slot mapping memory which contains a map of which packet framer/deframer should be used for which slot. The slot mapping memory can be programmed from the host bus of the integrated circuit via the parallel bus port.
If information from the host bus is to be transmitted over the network, the information is written into the external buffer memory via the parallel bus port and the buffer memory port. The information is then framed by the appropriate packet framer/deframer circuit and is supplied to the isochronous network port of the integrated circuit via the circuit switch. The buffer manager circuit of the integrated circuit determines how the information is written into an outbound buffer of the external memory from the host parallel bus port and how that information is later read out of the outbound buffer and supplied to the packet framer/deframer circuit. The arbiter determines whether information received from the parallel bus port will be written into the external memory or whether information from the external memory will be supplied to the packet framer/deframer circuit for framing and transmission on the isochronous bus.
Other associated structures and methods are also disclosed.
An isochronous network specified by IEEE 802.9a (herein after referred to as “isoENET”) provides for transmission of both “nonbursty” and “bursty” information over a single Ethernet-compatible network. See the documents U.S. patent application Ser. No. 07/970,329 entitled “Frame-Based Transmission of Data”; IEEE specification 802.9a; and “IsoEnet Transforms LANs And WANs Into Interactive Multimedia Tools”, National Semiconductor Corporation, by Brian Edem et al., 1992 (the subject matter of all three documents is incorporated herein by reference) for further information on the IsoENET isochronous network.
In an isoENET network, the information being transmitted is broken up into a plurality of frames of information by a plurality of synchronization pulses. In addition to dedicated. Ethernet bandwidth, each frame contains 96 slots (also called “B-channels”). To transfer “bursty” information, multiple of these slots are filled with the bursty information. Several consecutive frames may be largely dedicated to the transfer of a burst of information whereas subsequent frames (after the burst) may carry no “bursty” information. To transfer “nonbursty” information, on the other hand, one slot of each successive frame may carry a small amount of “nonbursty” information. Accordingly, information from both a telephone and a workstation can be transferred over an isochronous network which is compatible with Ethernet.
Network 106 is an isoENET network which is capable of isochronous information transfer and is also compatible with the installed base of Ethernet networks. IsoENET network 106 includes four workstations 107-110, a telephone 111, and an isoENET hub 112. Because isoENET is capable of transmitting “nonbursty” telephone conversation information, telephone 111 is coupled to the isoENET network via workstation 107.
Video information (for example, MPEG encoded video) for display by the workstations of the two networks is stored in this example in a video server 113. Programs for use by the workstations of the two networks are stored in this example in a file server 114. The servers 113 and 114 are coupled to the two networks 100 and 106 via high speed 155 Mbps (megabits per second) fiber optic links 115-118 and an ATM switch 119. Accordingly, video information may be packaged in ATM format and transmitted from the video server 113 in “bursty” fashion over 155 Mbps link 118, 155 Mbps link 116, and isoENET line 107A to workstation 107.
A directory server 120 which supplies information in HDLC format may be provided by a telephone company. Directory server 120 is coupled to a central office/exchange 121 via a PRI line 122. The central office/exchange 121 is coupled to the ATM switch via a 155 Mbps link 123. Accordingly, information (such as yellow page graphic information) may be packaged in HDLC format and transmitted from the directory server 120 in “bursty” fashion over PRI line 122, 155 Mbps link 123, 155 Mbps link 116, and isoENET line 107A to workstation 107. Workstation 107 therefore is an isoENET node capable of communicating using both ATM and HDLC protocols. The structure of workstation 107 is described in further detail later.
Because network 100 is a standard Ethernet network which does not support “nonbursty” telephone conversation information, a telephone 124 associated with workstation 101 is not coupled to a workstation of network 100 but rather is coupled to a PBX 125 via a PBX line 126. Because network 106 is an isoENET network, telephone 111 transmits and receives “nonbursty” telephone conversation information via PBX-like line 127, isoENET line 107A, and PRI line 128. PBX 125 is coupled to the central office/exchange 121 via multiple PRI lines 129.
In
IsoENET line 107A of
To allow workstation 107 (see
Assume for illustrative purposes that isoENET frames are to be received from wires 205 of
After this initialization of the slot mapping memory 407, a channel counter (not shown) of circuit switch multiplexer/demultiplexer block 302 provides addresses to the receive portion of the slot mapping memory 407. Initially, the channel counter outputs a value which addresses the first memory location of the receive portion of memory 407. Because the first memory location of memory 407 was initialized to contain data which causes multiplexer/demultiplexer circuit 406 and HDLC packet framer/deframer circuit 404 to perform packet deframing, the first slot of the isoENET frame is deframed by HDLC packet framer/deframer circuit 404. After the information from the first slot is received, the channel counter is incremented. At the start of the second slot, the receive portion of memory 407 is read using the incremented count value output from the channel counter for the memory address. Because the second memory location of memory 407 was initialized to contain data which causes multiplexer/demultiplexer circuit 406 and ATM packet framer/deframer circuit 405 to perform packet deframing, the second slot of the isoENET frame is deframed by ATM packet framer/deframer circuit 405. After the information from the second slot is received, the channel counter is again incremented. Deframing of each successive slot of the isoENET frame proceeds in like fashion. The channel counter is reset by the rising edge of the frame synchronization signal received on wires 205 at the end of the frame. As an incoming packet is deframed, it is stored in a dedicated location in buffer 210.
When information is being written into buffer RAM 210 from one of the packet framer/deframer circuits, a buffer manager in block 408 of the integrated circuit determines where in memory 210 that information is written so that a separate receive ring buffer is maintained in memory 210 for each packet framer/deframer. The location and size of each ring buffer is set from the ISA bus by writing control registers in block 408. Four control registers are associated with each packet framer/deframer circuit: a control register defining the beginning location of the ring buffer in physical memory 210, a control register defining the ending location of the ring buffer in physical memory 210, a control register defining where in memory 210 the next incoming packet is to be written, and a control register defining where in memory 210 the oldest packet unread by the CPU is located. After an entire packet has been received and deframed by the appropriate packet framer/deframer circuit, the CPU is signalled via the ISA bus 201 that packet reception is complete. The CPU can then commence in the transfer of the packet data stored in buffer 210 to system memory via the ISA bus 201.
The block 408 actually includes two independent buffer managers. Each buffer manager is coupled to an associated packet framer/deframer circuit. Two HDLC packet framer/deframer circuits 403 and 404 are provided in the specific embodiment in order to support a specific video conferencing method. The present invention is not, however, limited to require two packet framer/deframers for the same protocol.
In some embodiments, block 408 also includes circuitry for managing a “receive cell buffer” in memory 210. The receive cell buffer can be used as a receptacle for ATM cells (a “cell” is an ATM construct and is 53 bytes of ATM information). When an ATM cell is received that is not part of a packet of information being written into a receive ring buffer, the ATM cell may be stored in the receive cell buffer. These stored ATM cells can then be accessed later via the ISA bus 201. Such ATM cells may, for example, be intermittently transmitted ATM cells which indicate the status of a conference call when the conversation of the conference call itself is being written into a receive ring buffer in memory 210. The receive cell buffer makes use of hardware in an ATM packet framer/deframer circuit which identifies cells from raw incoming data but does not utilize the higher level deframing hardware which identifies, packets of cells.
IsoBuffer integrated circuit 209 also includes a constant bit rate (CBR) buffer manager block 410 which manages raw unframed or nondeframed streams of data. The CBR buffer manager 410 keeps track of where a stream of raw data is being written into memory 210 by tracking frames (frames usually are transmitted at a 8 kHz rate) rather than by tracking the beginning and ending of packets. Given the number of bytes in a frame, and the starting location in memory 210, CBR buffer manager 410 can determine from the number of frames received the location at which raw nondeframed information is being written into memory 210. Nondeframed data in memory 210 may be deframed later in software by a CPU coupled to ISA bus 201. This constant bit rate buffer feature may be used to support a high level protocol which is not supported in hardware on integrated circuit 209 by a dedicated packet framer/deframer circuit.
Arbiter 409 determines which of the ISA bus 201, the buffer managers in block 408, or the CBR buffer manager 410 will have access to the buffer RAM 210. Any number of arbiter circuits can be used for this purpose. In one embodiment, each of the blocks 408, 410 and an ISA bus interface 411 provides a request signal on its own dedicated request line to the arbiter 409.
The microfiche appendix contains RTL code and schematics describing a specific embodiment of an integrated circuit which is described in block diagram form by
Although the invention is described in connection with certain illustrative embodiments for instructional purposes, the invention is not limited thereto. In some embodiments, the buffer memory is disposed on the same integrated circuit as the packet framer/deframer circuits and the circuit switch multiplexer/demultiplexer. Buses other than the ISA bus can be supported including the PCI bus and the Apple NuBUS. Accordingly, modifications, adaptations, and combinations of various aspects of the specific embodiments can be practiced without departing from the scope of the invention as set forth in the following claims.
Swenson, Erik R., DeJager, Gregory L.
Patent | Priority | Assignee | Title |
7499078, | Feb 12 1999 | Sony Corporation; Sony Electronics, Inc. | Method of and apparatus for generating a precise frame rate in digital video transmission from a computer system to a digital video device |
Patent | Priority | Assignee | Title |
3619505, | |||
3835260, | |||
3988716, | Aug 05 1974 | Computer interface system | |
4150404, | Jul 08 1975 | U.S. Philips Corporation | Device for transferring digital information |
4220816, | Jan 17 1978 | STC plc | Digital duplex transmission system |
4258434, | Jun 29 1978 | Bit-by-bit time-division digital switching network | |
4347527, | Aug 17 1979 | Thomson-Brandt | Video recording on disk and device for the repetitive reading of such a recording |
4359770, | Mar 26 1979 | Hitachi Denshi Kabushiki Kaisha | Bit buffer system |
4412324, | May 23 1980 | Etat Francais; ETAT FRANCAIS REPRESENTE PAR LE SECRETAIRE D ETAT AUX POSTES ET TELECOMMUNICATIONS ET A LA TELEDIFFUSION CENTRE NATONAL D ETUDES DES TELECOMMUNICATIONS | Bit-by-bit time-division switching network |
4419765, | Oct 12 1979 | Keith H., Wycoff | Signal absence detector |
4429405, | Dec 08 1980 | International Business Machines Corp. | Method of transmitting information between stations attached to a unidirectional transmission ring |
4445213, | Jul 31 1979 | THE CHASE MANHATTAN BANK, AS COLLATERAL AGENT | Communication line interface for controlling data information having differing transmission characteristics |
4449248, | Feb 01 1982 | ERICSSON GE MOBILE COMMUNICATIONS INC | Battery saving radio circuit and system |
4472802, | Mar 20 1981 | U S PHILIPS CORPORATION | System of transmitting information between a central station and sub-stations |
4484218, | Apr 30 1980 | MANITOBA TELEPHONE SYSTEM THE | Video distribution control system |
4530088, | Feb 15 1983 | SPERRY CORPORATON A CORP OF DE | Group coding system for serial data transmission |
4543652, | Oct 04 1982 | Hitachi, Ltd. | Time-division switching unit |
4547880, | May 13 1983 | ABLE COMPUTER, A CORP OF CA | Communication control apparatus for digital devices |
4549292, | Feb 17 1984 | Unisys Corporation | Method of efficiently and simultaneously transmitting both isochronous and nonisochronous data in a computer network |
4556970, | Oct 05 1982 | SHARED TECHNOLOGIES FAIRCHILD TELECOM, INC | PBX Telephone system remote synchronization |
4577312, | Jul 05 1984 | AT&T Bell Laboratories | Arrangement for wideband transmission via a switched network |
4577315, | Jul 25 1983 | NEC Corporation | Power saving system for time-division multiple access radiocommunication network |
4580276, | Aug 05 1983 | Consultant's Choice Inc. | System and method for transporting data |
4587650, | Oct 30 1984 | Unisys Corporation | Method of simultaneously transmitting isochronous and nonisochronous data on a local area network |
4637014, | Feb 17 1984 | Unisys Corporation | Method of inserting and removing isochronous data into a sequence of nonisochronous data characters without slot allocation on a computer network |
4656592, | Oct 14 1983 | U S PHILIPS CORPORATION, 100 E 42ND STREET, NEW YORK, NY 10017, A CORP OF | Very large scale integrated circuit subdivided into isochronous regions, method for the machine-aided design of such a circuit, and method for the machine-aided testing of such a circuit |
4674082, | Oct 05 1982 | SHARED TECHNOLOGIES FAIRCHILD TELECOM, INC | PBX telephone system I/O interface |
4677611, | Feb 25 1985 | ITT Corporation | Apparatus and method for executing communication protocol conversions |
4715002, | Nov 04 1981 | Schlumberger Technology Corporation | System for recording a variable value, notably in a well, and for compressing stored measurement interval data |
4726018, | Aug 25 1986 | International Business Machines Corporation | Method of providing priority access to a transmission communication ring |
4759010, | Jan 24 1986 | NEC Corporation | Time switch with a dual memory structure-type control memory |
4766590, | Oct 31 1984 | Hitachi, Ltd. | Loop transmission system having plural stations connected in a variable order |
4766591, | Mar 12 1987 | Eastman Kodak Company; EASTMAN KODAK COMPANY, A CORP OF NJ | Random multiple-access communication system |
4769813, | Nov 18 1987 | Verizon Laboratories Inc | Ring communication system |
4771417, | Sep 18 1986 | RACAL-DATACOM, INC | High speed modem |
4771426, | Jul 20 1984 | Unisys Corporation | Isochronous clock reconstruction |
4782485, | Aug 23 1985 | JPMORGAN CHASE BANK, N A , AS ADMINISTRATIVE AGENT | Multiplexed digital packet telephone system |
4800560, | Mar 15 1986 | NEC Corporation | Synchronization control capable of establishing synchronization without transmission of distance information between control and local earth stations |
4807224, | Aug 21 1987 | International Business Machines Corporation | Multicast data distribution system and method |
4811367, | Oct 17 1986 | Fujitsu Limited | Circuit for detecting plural kinds of multi-frame synchronization on a digital transmission line |
4825435, | Nov 08 1985 | ENTERASYS NETWORKS, INC | Multiport repeater |
4837799, | Oct 05 1987 | PROHS, JOHN RICHARD | Telephone line communications control system |
4845609, | Jul 25 1986 | SYSTECH CORPORATION; SYSTECH CORPORATION, A CORP OF CA | Computer communications subsystem using an embedded token-passing network |
4847613, | Jul 15 1986 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Data transfer apparatus |
4858232, | May 20 1988 | ALCATEL USA, INC | Distributed switching system |
4866704, | Mar 16 1988 | California Institute of Technology | Fiber optic voice/data network |
4872157, | Mar 31 1988 | American Telephone and Telegraph Company, AT&T Bell Laboratories; Bell Telephone Laboratories, Incorporated; American Telephone and Telegraph Company | Architecture and organization of a high performance metropolitan area telecommunications packet network |
4876683, | Mar 16 1988 | Fujitsu Limited | Repeater for regenerating frame-multiplexed signal |
4897831, | Mar 02 1987 | Canon Kabushiki Kaisha | Data transmission/reception apparatus |
4907260, | Oct 05 1987 | PROHS, JOHN RICHARD | Telephone line communications control system |
4920483, | Nov 15 1985 | DATA GENERAL CORPORATION, A CORP OF DE | A computer memory for accessing any word-sized group of contiguous bits |
4930127, | Dec 17 1987 | Societe Anonyme dite : Alcatel CIT | Method and device for transmitting a digital engineering service channel by means of the parity channel of a digital bit stream transmitted in a code with parity checking |
4931250, | May 12 1988 | CIF LICENSING, LLC | Multimode modem |
4954988, | Oct 28 1988 | Rockwell International Corporation | Memory device wherein a shadow register corresponds to each memory cell |
4959774, | Jul 06 1984 | Ampex Corporation | Shadow memory system for storing variable backup blocks in consecutive time periods |
4961188, | Sep 07 1989 | TTI Inventions A LLC | Synchronous frequency encoding technique for clock timing recovery in a broadband network |
4964121, | Aug 30 1989 | Motorola, Inc. | Battery saver for a TDM system |
4977582, | Mar 31 1988 | AT&T Bell Laboratories; BELL TELEPHONE LABORATORIES, INCORPORATED, A CORP OF NEW YORK; AMERICAN TELEPHONE AND TELEGRAPH COMPANY, A CORP OF NEW YORK | Synchronization of non-continuous digital bit streams |
4985891, | Dec 28 1987 | NEC Corporation | ISDN system having subscriber line multiplexer with means for establishing different data links through D-channels on subscriber line and high rate transmission line |
4993026, | Sep 27 1988 | NEC Corporation | Multiplexer apparatus with auxiliary synchronization for compensating for cable delays |
5001707, | Nov 02 1989 | CIENA LUXEMBOURG S A R L ; Ciena Corporation | Method of providing reserved bandwidth in a dual bus system |
5007045, | Feb 03 1989 | NEC CORPORATION, | Integrated communications system for HDLC variable-length data packets and fixed-length voice/video packets |
5014247, | Dec 19 1988 | AMD TECHNOLOGIES HOLDINGS, INC ; GLOBALFOUNDRIES Inc | System for accessing the same memory location by two different devices |
5018136, | Nov 09 1987 | JPMORGAN CHASE BANK, N A , AS ADMINISTRATIVE AGENT | Multiplexed digital packet telephone system |
5020058, | Jan 23 1989 | Cisco Technology, Inc | Packet voice/data communication system having protocol independent repetitive packet suppression |
5020132, | Aug 14 1987 | COM-NET ERICSSON CRITICAL RADIO SYSTEMS, INC ; COM-NET ERICSSON CANADA CORP | Processor-to-processor communications protocol for a public service trunking system |
5041924, | Nov 30 1988 | Maxtor Corporation | Removable and transportable hard disk subsystem |
5058110, | May 03 1989 | Computer Network Technology Corporation | Protocol processor |
5065398, | May 16 1988 | Hitachi, Ltd. | TDMA satellite communication method and system |
5067149, | Oct 05 1987 | PROHS, JOHN RICHARD | Telephone line communications control system with dynamic call streaming |
5084872, | Jun 19 1989 | Alcatel Business Systems | Interface for transmit and receive mode access to the synchronous transmission medium of a distributed switching network |
5095494, | May 27 1988 | Oki Electric Industry Co., Ltd. | Data transmission apparatus |
5103446, | Nov 09 1990 | Moses Computers, Inc. | Local area network adaptive throughput control for instantaneously matching data transfer rates between personal computer nodes |
5119373, | Feb 09 1990 | Luxcom, Inc. | Multiple buffer time division multiplexing ring |
5121382, | Oct 11 1989 | ENTERASYS NETWORKS, INC | Station-to-station full duplex communication in a communications network |
5128930, | Aug 14 1987 | PINE VALLEY INVESTMENTS, INC | Processor-to-processor communications protocol for a public service trunking system |
5134611, | Sep 30 1988 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Analog/digital data device and method |
5138440, | Oct 29 1990 | GENERAL INSTRUMENT CORPORATION GIC-4 | Method and apparatus for communicating a plurality of asynchronous signals over a digital communication path |
5140587, | Jun 21 1990 | CISCO TECHNOLOGY, INC , A CORPORATION OF CALIFORNIA | Broadband ring communication system and access control method |
5146455, | Dec 17 1990 | AT&T Bell Laboratories | Wide range mixed rate TDM bus using a multiple of time slot interchange circuit switches |
5163148, | Aug 11 1989 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | File backup system for producing a backup copy of a file which may be updated during backup |
5164938, | Mar 28 1991 | SPRINT INTERNATIONAL COMMUNICATIONS CORPORATION, A CORP OF DE | Bandwidth seizing in integrated services networks |
5179554, | Apr 08 1991 | ENTERASYS NETWORKS, INC | Automatic association of local area network station addresses with a repeater port |
5189414, | Sep 30 1986 | Kabushiki Kaisha Toshiba | Network system for simultaneously coupling pairs of nodes |
5200952, | Mar 28 1991 | SPRINT INTERNATIONAL COMMUNICATIONS CORPORATION, | Adaptive VCP control in integrated services networks |
5202899, | Aug 16 1991 | Wilmington Trust, National Association, as Administrative Agent | Apparatus for providing dynamic selection of modem protocol to support multiple modem types |
5206863, | Aug 14 1987 | COM-NET ERICSSON CRITICAL RADIO SYSTEMS, INC ; COM-NET ERICSSON CANADA CORP | Processor-to-processor communications protocol for a public service trunking system |
5208807, | Jan 22 1990 | Alcatel Business Systems | Data transmission method employing a synchronous frame combining asynchronous cells with isochronous channels |
5212724, | Aug 14 1987 | COM-NET ERICSSON CRITICAL RADIO SYSTEMS, INC ; COM-NET ERICSSON CANADA CORP | Processor-to-processor communications protocol for a public service trunking system |
5214648, | Jun 30 1989 | FRENCH STATE REPRESENTED BY THE MINISTER OF THE POST, TELECOMMUNICATIONS AND SPACE CENTRE NATIONAL D ETUDES DES TELECOMMUNICATIONS | Complementary communication system in the no-connection mode for asynchronous time-division network |
5229998, | Jun 01 1990 | Telediffusion de France | Method of reducing the low-frequency component of jitter in a digital data transmission system |
5251207, | Mar 10 1992 | INTERNATIONAL BUSINESS MACHINES CORPORATION, A CORP OF NY | Combined terminal adapter for SMDS and frame relay high speed data services |
5283786, | Nov 21 1990 | Alcatel N.V. | Burst architecture time-division switch and equipment access module for use in a switch of this kind |
5305306, | Jan 22 1990 | ENTERASYS NETWORKS, INC | Station-to-station full duplex communication in a token ring local area network |
5305317, | Feb 28 1992 | Texas Instruments Incorporated | Local area network adaptive circuit for multiple network types |
5311114, | Oct 27 1992 | LSI Corporation | Apparatus and method for full-duplex ethernet communications |
5315588, | Mar 19 1993 | Fujitsu Limited | Method of controlling frame-relay module, and high-speed switching system |
5361261, | Nov 02 1992 | RPX Corporation | Frame-based transmission of data |
5375121, | Aug 28 1991 | Fujitsu Limited | ATM cell assembling and disassembling system and method |
5410535, | Jul 02 1992 | ENTERASYS NETWORKS, INC | Automatic selection of an interface for ethernet stations |
5453984, | Jun 30 1992 | UNIFY GMBH & CO KG | Communication system for multi-service communication terminal equipment in local networks |
5504738, | Oct 27 1992 | LSI Corporation | Apparatus and method for full-duplex ethernet communications |
5533018, | Dec 21 1994 | RPX Corporation | Multi-protocol packet framing over an isochronous network |
5594734, | Nov 02 1992 | RPX Corporation | Asynchronous processor access to a switch table in a network with isochronous capability |
5648956, | Oct 27 1992 | LSI Corporation | Apparatus and method for full-duplex ethernet communications |
5761292, | Jan 04 1993 | Intel Corporation | Simultaneous transfer of control information with voice and data over a public switched telephone network line |
EP131662, | |||
EP318332, | |||
JP1254035, | |||
JP1297926, | |||
JP5175977, | |||
WO88055233, | |||
WO8911183, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 02 1998 | Negotiated Data Solutions LLC | (assignment on the face of the patent) | / | |||
Jan 12 2005 | CONSOLIDATED IP HOLDINGS, INC , FORMERLY VERTICAL NETWORKS, INC | Negotiated Data Solutions LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 015583 | /0467 | |
Jun 13 2013 | NEGOTIATED DATA SOLUTIONS INC | RPX Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 030699 | /0326 |
Date | Maintenance Fee Events |
Dec 21 2007 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Jul 17 2013 | ASPN: Payor Number Assigned. |
Date | Maintenance Schedule |
Oct 11 2008 | 4 years fee payment window open |
Apr 11 2009 | 6 months grace period start (w surcharge) |
Oct 11 2009 | patent expiry (for year 4) |
Oct 11 2011 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 11 2012 | 8 years fee payment window open |
Apr 11 2013 | 6 months grace period start (w surcharge) |
Oct 11 2013 | patent expiry (for year 8) |
Oct 11 2015 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 11 2016 | 12 years fee payment window open |
Apr 11 2017 | 6 months grace period start (w surcharge) |
Oct 11 2017 | patent expiry (for year 12) |
Oct 11 2019 | 2 years to revive unintentionally abandoned end. (for year 12) |