A method for forming conductive plugs within an insulation material is described. The inventive process results in a plug of a material such as tungsten which is more even with the insulation layer surface than conventional plug formation techniques. Conventional processes result in recessed plugs which are not easily or reliably coupled with subsequent layers of sputtered aluminum or other conductors. The inventive process uses a two-step chemical mechanical planarization technique. An insulation layer with contact holes is formed, and a metal layer is formed thereover. A polishing pad rotates against the wafer surface while a slurry selective to the metal removes the metal overlying the wafer surface, and also recesses the metal within the contact holes due to the chemical nature and fibrous element of the polishing pad. A second CMP step uses a slurry having an acid or base selective to the insulation material to remove the insulator from around the metal. The slurry also contains abrasive materials which polish the metal surface so as to make the metal level with the insulation layer surface. Removal of the insulation material can continue, thereby producing a slightly protruding plug which results in a more reliable contact from the substrate to subsequent conductive layers.
|
17. A method of chemical mechanical planarization of an oxide material, comprising the steps of:
a) etching a portion of the oxide material to form a contact hole within said oxide material;
b) applying a layer of tungsten to a surface of the oxide material, thereby filling said contact hole with said tungsten and resulting in a layer of said tungsten material over said oxide material;
c) chemically and mechanically removing at least a portion of said tungsten from said surface of said oxide material with a first solution comprising h2O2 water, and an abrasive material, and leaving said contact hole substantially filed with said tungsten, wherein a ratio by a volume of said h2O2 to said water is in the range of 1:0 to 1:1;
d) chemically and mechanically removing a portion of the oxide material with a second solution comprising koh and an abrasive material to lower said surface of said oxide material with respect to an upper surface of said tungsten;
whereby a plug of tungsten is formed in said contact hole.
1. A method of producing a conductive plug in an insulation layer, comprising the steps of:
a) removing a portion of the insulation layer to form a contact hole within the insulation layer;
b) applying a layer of conductive material to a surface of the insulation layer, thereby filling said contact hole with said conductive material and resulting in a layer of said conductive material over said insulation layer surface;
c) removing at least a portion of said conductive material from said surface of the insulation layer and leaving said contact hole substantially filled with said conductive material, said removing being performed by chemical mechanical planarization with a slurry comprising an abrasive material and an oxidizing component, said oxidizing component comprising hydrogen peroxide and water wherein a ratio by volume of hydrogen peroxide to water is in the range of 1:0 to 1:1;
d) removing some of the insulation layer to lower said insulation layer surface with respect to an upper surface of said conductive material.
0. 24. A method of producing a conductive plug in an insulation layer, comprising the steps of:
a) removing a portion of the insulation layer to form a contact hole within the insulation layer;
b) applying a layer of conductive material to a surface of the insulation layer, thereby filling said contact hole with said conductive material and resulting in a layer of said conductive material over said insulation layer surface;
c) removing at least a portion of said conductive material from said surface of the insulation layer and leaving said contact hole substantially filled with said conductive material, said removing being performed by chemical mechanical planarization with a slurry comprising an abrasive material and an oxidizing component, said oxidizing component consisting essentially of hydrogen peroxide and, optionally, water in a ratio by volume of water to hydrogen peroxide of up to 1:1; and
d) removing some of the insulation layer to lower said insulation layer surface with respect to an upper surface of said conductive material.
0. 40. A method of chemical mechanical planarization of an oxide material, comprising the steps of:
a) etching a portion of the oxide material to form a contact hole within said oxide material;
b) applying a layer of tungsten to a surface of the oxide material, thereby filling said contact hole with said tungsten and resulting in a layer of said tungsten material over said oxide material;
c) chemically and mechanically removing at least a portion of said tungsten from said surface of said oxide material with a first solution and an abrasive material, and leaving said contact hole substantially filled with said tungsten, said first solution consisting essentially of hydrogen peroxide and, optionally, water in a ratio by volume of water to hydrogen peroxide of up to 1:1;
d) chemically and mechanically removing a portion of the oxide material with a second solution comprising koh and an abrasive material to lower said surface of said oxide material with respect to an upper surface of said tungsten; and
whereby a plug of tungsten is formed in said contact hole.
0. 44. A method of producing a conductive plug in an insulation layer, comprising the steps of:
a) removing a portion of the insulation layer to form a contact hole within the insulation layer;
b) applying a layer of conductive material to a surface of the insulation layer, thereby filling said contact hole with said conductive material and resulting in a layer of said conductive material over said insulation layer surface;
c) removing at least a portion of said conductive material from said surface of the insulation layer and leaving said contact hole substantially filled with said conductive material, said removing being performed by chemical mechanical planarization with a slurry comprising an abrasive material and a solution, said solution consisting essentially of an oxidizing component and, optionally, a carrier in a ratio by volume of carrier to oxidizing component of up to 1:1; and
d) removing some of the insulation layer to lower said insulation layer by chemical mechanical planarization using a slurry, said slurry having an abrasive material and a compound which selectively removes a portion of said insulation layer surface with respect to an upper surface of said conductive material.
21. A method of producing a conductive plug in an insulation layer, comprising the steps of:
a) removing a portion of the insulation layer to form a contact hole within the insulation layer;
b) applying a layer of conductive material to a surface of the insulation layer, thereby filling said contact hole with said conductive material and resulting in a layer of said conductive material over said insulation layer surface;
c) removing at least a portion of said conductive material from said surface of the insulation layer and leaving said contact hole substantially filled with said conductive material;
d) removing some of the insulation layer by chemical mechanical planarization using a slurry, said slurry having an abrasive material and a compound which selectively removes a portion of said insulation layer to lower said insulation layer surface with respect to an upper surface of said conductive material;
e) removing at least a portion of said conductive material from said surface of the insulation layer and leaving said contact hole substantially filled with said conductive material, said removing being performed by chemical mechanical planarization with a slurry comprising an abrasive material and an oxidizing component and a carrier, wherein a ratio by volume of the oxidizing component to the carrier is in the range of 1:0 to 1:1;
f) removing some of the insulation layer to lower said insulation layer surface with respect to an upper surface of said conductive material.
3. The method of
6. The method of
9. The method of
10. The method of
11. The method of
13. The method of
14. The method of
15. The method of
18. The method of
19. The method of
20. The method of
0. 25. The method of
0. 26. The method of
0. 27. The method of
0. 28. The method of
0. 29. The method of
0. 30. The method of
0. 31. The method of
0. 32. The method of
0. 33. The method of
0. 34. The method of
0. 35. The method of
0. 36. The method of
0. 37. The method of
0. 38. The method of
0. 39. The method of
0. 41. The method of
0. 42. The method of
0. 43. The method of
0. 45. The method of
0. 46. The method of
|
The disclosed invention relates to the field of semiconductor manufacture. More specifically, a chemical mechanical wafer polishing process is described which produces improved flush and protruding tungsten plugs rather than the recessed plugs produced by conventional tungsten plug etchback techniques. Coupling with subsequent layers of conductive material such as sputtered aluminum is therefore more easily accomplished.
Integrated circuits are chemically and physically integrated into a substrate, such as a silicon or gallium arsenide wafer, by patterning regions in the substrate, and by patterning layers on the substrate. These regions and layers can be conductive, for conductor and resistor fabrication. They can also be of different conductivity types, which is essential for transistor and diode fabrication. Up to a thousand or more devices are formed simultaneously on the surface of a single wafer of semiconductor material.
It is essential for high device yields to start with a flat semiconductor wafer. If the process steps of device fabrication are performed on a wafer surface that is not uniform, various problems can occur which may result in a large number of inoperable devices.
Previous methods used to ensure the wafer surface planarity included forming an oxide such as borophosphosilicate glass (BPSG) layer on the wafer surface, then heating the wafer to reflow and planarize the oxide layer. This “reflow” method of planarizing the wafer surface was sufficient with fairly large device geometries, but as the technology allowed for smaller device feature sizes, this method produced unsatisfactory results.
Another method which has been used to produce a planar wafer surface is to use the oxide reflow method described above, then spin coat the wafer with photoresist. The spin coating of the material on the wafer surface fills the low points and produces a planar surface from which to start. Next, a dry etch, which removes photoresist and oxide at a rate sufficiently close to 1:1, removes the photoresist and the high points of the wafer, thereby producing a planar oxide layer on the wafer surface.
Most recently, chemical mechanical planarization (CMP) processes have been used to planarize the surface of wafers in preparation for device fabrication. The CMP process involves holding a thin flat wafer of semiconductor material against a rotating wetted polishing pad surface under a controlled downward pressure. A polishing slurry such as a mixture of either a basic or acidic solution used as a chemical etch component in combination with alumina or silica particles used as an abrasive etch component may be used. A rotating polishing head or wafer carrier is typically used to hold the wafer under controlled pressure against a rotating polishing platen. The polishing platen is typically covered with a relatively soft wetted pad material such as blown polyurethane.
Such apparatus for polishing thin flat semiconductor wafers are well known in the art. U.S. Pat. Nos. 4,193,226 and 4,811,522 to Gill, Jr. and U.S. Pat. No. 3,841,031 to Walsh, for instance, disclose such apparatus.
Deposited conductors are an integral part of every integrated circuit, and provide the role of surface wiring for conducting current. Specifically, the deposited conductors are used to wire together the various components that are formed in the surface of the wafer. Electronic devices formed within the wafer have active areas which must be contacted with conductive runners, such as metal. Typically, a layer of insulating material is applied stop the wafer and selectively masked to provide contact opening patterns. The layer is subsequently etched, for instance with a reactive ion etch (RIE), to provide contact openings from the upper surface of the insulating layer down into the wafer to provide electrical contact with selected active areas.
Certain metals and allows deposited by vacuum evaporation and sputtering techniques do not provide the most desired coverage within the contact openings when applied to the surface of a wafer. An example of a metal which typically provides such poor coverage is sputtered aluminum, or alloys of aluminum with silicon and/or copper. One metallization scheme which does provide good coverage within contact vias is tungsten deposited by the chemical vapor deposition (CVD) technique. Tungsten is not, however, as conductive as aluminum. Accordingly, a tungsten layer is typically etched or polished back to provide a plug within the insulation layer, the plug having a flat upper surface which is flush with the surface of the insulator. A layer of aluminum would subsequently be applied atop the wafer surface to contact the plug. The aluminum layer is then selectively etched to provide the desired interconnecting runners coupling the tungsten with other circuitry.
In addition to RIE, another conventional tungsten etch back means includes a single-step CMP etchback using a polishing slurry and polishing pad. A layer of tungsten is formed by CVD or other means onto the wafer surface, thereby filling the contact holes in the insulation layer with tungsten. The surface of the wafer is polished to remove the tungsten overlying the surface of the wafer, which leaves the contact holes filled with tungsten. Due to the chemical nature of the slurry and compressible nature of the polishing pad, a certain amount of the tungsten material is removed from the contact holes, leaving the recessed tungsten structure 14 of FIG. 2.
U.S. Pat. No. 4,992,135 describes a method of etching back tungsten layers, which is incorporated herein by reference.
A need remains for improved methods of etching back tungsten layers on semiconductor wafers to allow for good contact with layers of metal or other conductive material which are subsequently deposited.
An object of the invention is to provide a process for forming contacts (plugs) of tungsten or other conductive materials that results in a more uniform, nonrecessed plug.
Another object of the invention is to provide a process for forming a plug of tungsten or other conductive material which results in a better surface to connect with another material such as a layer of aluminum by virtue of the more uniform, nonrecessed characteristics of the plug.
Yet another object of the invention is to provide a process for forming a plug of tungsten of other conductive material which can produce uniform, protruding plugs which allow for easier coupling with subsequent layers of conductive material than recessed plugs produced by conventional methods.
These objects of the invention are realized with an inventive two-step process of plug formation which uses chemical mechanical planarization (CMP) technology. A substrate of a material such as silicon having a layer of oxide (BPSG) is manufactured with contact holes therein, and a layer of metal such as tungsten is formed upon the substrate to fill the contact holes. A first CMP step, which is selective to the plug material, removes the upper layer of tungsten from the oxide surface while removing very little or no oxide from the wafer surface. During the last phase of the step which completely removes metal residue including barriers such as titanium nitride and titanium layers over the surface of the wafer, a portion of the tungsten below the level of the oxide surface is also removed, thereby recessing the tungsten plugs. This recessed plug, which is typical of conventional plug formation, is difficult to couple with a subsequent layer of metal or other material.
Therefore, a second CMP step which is selective to oxide material of the wafer surface, removes a portion of the insulation material to a level even with, or slightly below, the level of the tungsten plugs. To shape the tungsten extending above the surface so as to remove the concave shape resulting from the plug recess, the slurry of the oxide CMP can be formulated so as to remove a desired amount of tungsten. This can be accomplished by increasing the amount of etchant that is selective to the material of the plug.
The inventive process formed plugs from a conductive material (in the instant case tungsten) which were even with, and in a second embodiment slightly protruding from, a an insulation layer comprising an insulating material or a dielectric material, such as an oxide material (BPSG in the instant case, or other materials such as SiO2) or a nonoxide material (such as polyimide). The shape of the protruding plugs was controllably convex and allowed for an improved surface with which to couple a subsequent layer of conductive material such as aluminum.
The inventive process began with a wafer as shown in
Next, the wafer was subjected to a chemical mechanical polishing (CMP) process which was selective to tungsten. The process employed a polishing pad mounted on a rotating platen. A slurry, containing abrasive particles such as Al2O3 and etchants such as H2O2 and either KOH or NH4OH, or other acids or bases, removed the tungsten at a predictable rate, while removing very little of the insulation. This process is described in U.S. Pat. No. 4,992,135. The polishing pad was held in contact with the wafer surface at a pressure of 7-9 psi for approximately 5-10 minutes. This process resulted in the structure of
The second step involved a CMP process which was selective to the material of the insulation layer, although it may be desirable to remove a small amount of the tungsten as well to either to polish the tungsten or to provide a convex protruding plug. If tungsten is removed at this step, it is done at a much slower rate than the removal of the insulation material. A slurry containing etchants selective to the oxide was added between a rotating polish pad and the wafer surface. The colloidal silica slurry used in the instant case contained abrasives as described above, and also etchants selective to the oxide, such as a basic mixture of H2O and KOH. In most cases, if other nonoxide insulators are used other chemical etchants would be required. As shown in
A second embodiment of the first step was also used to successfully form the tungsten plugs. This process used a novel polishing slurry comprising aluminum oxide (Al2O3) abrasive particles and a basic mixture of H2O and H2O2. It was found that the second base of the mixture as described above, KOH or NH4OH, had little effect on the speed or quality of the etch. In this novel slurry, H2O2 is used to oxidize the tungsten surface, forming tungsten oxide. The formed tungsten oxide is subsequently removed by the polishing process, creating a fresh tungsten surface for continued surface reaction between H2O2 and the tungsten surface. In contrast, the first embodiment of the first step describes the use of H2O2 and a second chemical component such as KOH or NH4OH which served to remove tungsten oxide chemically. It has been found that the tungsten oxide is sufficiently removed by the mechanical polishing effect of the abrasive within the slurry. With this new slurry, a polishing rate of 1KÅ/minute to 3KÅ/minute was found, depending on the H2O2 to H2O ratio. A 100% solution of H2O2 removed the tungsten oxide at about 3KÅ/minute while a 1:1 ratio by volume of H2O2 to H2O removed the tungsten oxide at around 0.5KÅ/minute. Using the inventive slurry, a good tungsten to insulation (i.e. BPSG) polishing selectivity was obtained, and was determined to be approximately 20:1.
In other embodiment of the invention, the second wafer polishing step which removed the oxide 10 was continued to remove additional insulation material 10 and to produce a convexly rounded protruding tungsten plug 40 as shown in
In addition to producing uniform plugs which were not recessed within the insulation layer, the inventive two-step process resulted in more planarized wafer surface due to the oxide polishing in the second step.
What have been described are specific configurations of the invention, as applied to particular embodiments. Clearly, variations can be made to the original methods and materials described in this document for adapting the invention to other embodiments. For example, insulators other than those comprising oxide could be used, for example Si3N4. For these nonoxide insulators, however, a chemical etchant other than the KOH and water solution would most likely be required. Also, various acids, bases, and abrasive materials can be used in the CMP slurry to maintain the scope and spirit of the invention. Therefore, the invention should be read as limited only by the appended claims.
Patent | Priority | Assignee | Title |
8974655, | Mar 24 2008 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Methods of planarization and electro-chemical mechanical polishing processes |
Patent | Priority | Assignee | Title |
3841031, | |||
4193226, | Sep 21 1977 | SpeedFam-IPEC Corporation | Polishing apparatus |
4714686, | Jul 31 1985 | GLOBALFOUNDRIES Inc | Method of forming contact plugs for planarized integrated circuits |
4811522, | Mar 23 1987 | WESTECH SYSTEMS, INC , A CORP OF AZ | Counterbalanced polishing apparatus |
4936950, | Apr 22 1988 | U S PHILIPS CORPORATION, A DELAWARE CORP | Method of forming a configuration of interconnections on a semiconductor device having a high integration density |
4992135, | Jun 24 1990 | Micron Technology, Inc | Method of etching back of tungsten layers on semiconductor wafers, and solution therefore |
5055426, | Sep 10 1990 | Micron Technology, Inc. | Method for forming a multilevel interconnect structure on a semiconductor wafer |
5063175, | Sep 30 1986 | NXP B V | Method for manufacturing a planar electrical interconnection utilizing isotropic deposition of conductive material |
5137597, | Apr 11 1991 | Microelectronics and Computer Technology Corporation | Fabrication of metal pillars in an electronic component using polishing |
5152868, | Mar 06 1990 | France Telecom | Elastomer connector for integrated circuits or similar, and method of manufacturing same |
5266446, | Nov 15 1990 | International Business Machines Corporation | Method of making a multilayer thin film structure |
DD239927, | |||
EP343698, | |||
JP1017879, | |||
JP242728, | |||
JP3244130, | |||
JP6390838, | |||
RE34583, | Apr 22 1988 | NXP B V | Method of forming a configuration of interconnections on a semiconductor device having a high integration density |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Sep 14 1995 | Micron Technology, Inc. | (assignment on the face of the patent) | / | |||
Dec 23 2009 | Micron Technology, Inc | Round Rock Research, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023786 | /0416 |
Date | Maintenance Fee Events |
Mar 30 2005 | ASPN: Payor Number Assigned. |
Date | Maintenance Schedule |
Jun 13 2009 | 4 years fee payment window open |
Dec 13 2009 | 6 months grace period start (w surcharge) |
Jun 13 2010 | patent expiry (for year 4) |
Jun 13 2012 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 13 2013 | 8 years fee payment window open |
Dec 13 2013 | 6 months grace period start (w surcharge) |
Jun 13 2014 | patent expiry (for year 8) |
Jun 13 2016 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 13 2017 | 12 years fee payment window open |
Dec 13 2017 | 6 months grace period start (w surcharge) |
Jun 13 2018 | patent expiry (for year 12) |
Jun 13 2020 | 2 years to revive unintentionally abandoned end. (for year 12) |