A plasma display panel is disclosed, which prevents luminance from being reduced, prevents error discharge from occurring due to crosstalk, and improves exhaust ability. Auxiliary barriers or projections are formed in a boundary portion between respective cells in a stripe type barrier structure. Alternatively, a predetermined groove is formed in a predetermined position of a dielectric layer in a lattice shaped barrier structure. In addition to these barriers, second barriers are formed at a greater width or at constant intervals. Thus, exhaust ability can be improved, and error discharge due to crosstalk can be prevented from occurring. Also, luminance in corner portions of the cell can be improved, and contrast can be improved even if a black matrix is not formed.
|
8. A plasma display panel comprising:
a first substrate;
a plurality of first substrate electrode pairs formed on the first substrate at constant intervals in one direction;
a second substrate;
a plurality of second substrate electrodes formed on the second substrate at constant intervals to cross the first substrate electrode pairs;
first barriers formed on the second substrate with the second substrate electrodes interposed therebetween; and
at least two or more second barriers formed in a boundary portion of upper and lower discharge cells on the second substrate to be separated from the first barriers and to maintain predetermined intervals among one another.
12. A plasma display panel comprising:
a first substrate;
a plurality of first substrate electrode pairs formed on the first substrate at constant intervals in one direction;
a second substrate;
a plurality of second substrate electrodes formed on the second substrate at constant intervals to cross the first substrate electrode pairs;
first barriers formed on the second substrate with the second substrate electrodes interposed therebetween; and
second barriers formed in a boundary portion of upper and lower discharge cells on the second substrate to be separated from the first barriers and to have a width of a surface opposite to the first barriers, which increases at a constant ratio or more than a width of the first barriers.
0. 21. A plasma display panel (PDP), comprising:
a substrate;
at least one electrode arranged on the substrate;
at least one first barrier formed on the substrate;
at least one second barrier formed on the substrate; and
a phosphor layer formed over the at least one electrode, wherein at least one side of the first barrier, and at least one side of the second barrier are configured to perform light emission, wherein a thickness of a top portion of the first barrier is less than a thickness of a bottom portion of the first barrier, and wherein a thickness of at least one of longitudinal end portions of the second barrier adjacent to the at least one first barrier is greater than a thickness of a middle portion of the second barrier.
0. 14. A plasma display panel (PDP), comprising:
a substrate;
at least one electrode arranged on the substrate;
at least one first barrier formed on the substrate parallel to the at least one electrode;
at least one second barrier formed on the substrate perpendicular to the at least one electrode;
a phosphor layer formed over the at least one electrode, wherein at least one side of the first barrier, and at least one side of the second barrier are configured to perform light emission, wherein a thickness of a top portion of the first barrier is less than a thickness of a bottom portion of the first barrier, and wherein a thickness of at least one of longitudinal end portions of the second barrier adjacent to the at least one first barrier is greater than a thickness of a middle portion of the second barrier.
0. 31. A plasma display panel (PDP), comprising:
a substrate;
at least one electrode arranged on the substrate;
at least one first barrier formed on the substrate substantially perpendicular to the at least one electrode;
at least one second barrier formed on the substrate substantially parallel to the at least one electrode; and
a phosphor layer formed over the at least one electrode, wherein at least one side of the first barrier, and at least one side of the second barrier are configured to perform light emission, wherein a thickness of a top portion of the first barrier is less than a thickness of a bottom portion of the first barrier, and wherein a thickness of at least one of longitudinal end portions of the second barrier adjacent to the at least one first barrier is greater than a thickness of a middle portion of the second barrier.
1. A plasma display panel comprising:
a first substrate;
a plurality of first substrate electrode pairs formed on the first substrate at constant intervals in one direction;
a first dielectric layer formed on the first substrate including the first substrate electrode pairs;
a second substrate;
a plurality of second substrate electrodes formed on the second substrate at constant intervals to cross the first substrate electrode pairs;
a second dielectric layer formed on the second substrate including the second substrate electrodes;
first barriers formed on the second dielectric layer with the second substrate electrodes interposed therebetween;
auxiliary barriers formed at both sides of the first barriers;
a phosphor layer formed on the second dielectric layer including the first barriers; and
second barriers formed in a boundary portion of upper and lower discharge cells on the second substrate to have a width which increases toward the first barriers from a central portion and to be separated from the first barriers.
0. 38. An AC-type plasma display panel (PDP), comprising:
a first substrate;
at least one pair of scan and sustain electrodes arranged on the first substrate;
a first dielectric layer formed over the at least one pair of scan and sustain electrodes;
a second substrate;
at least one address electrode arranged on the second substrate substantially perpendicular to the at least one pair of scan and sustain electrodes;
a second dielectric layer formed over the at least one address electrode;
at least one first barrier formed on the second substrate;
at least one second barrier formed on the second substrate; and
a phosphor layer formed over an exposed portion of the second dielectric layer, at least one side of the first barrier, and at least one side of the second barrier in order to perform light emission, wherein a thickness of a top portion of the first barrier is less than a thickness of a bottom portion of the first barrier, and wherein a thickness of at least one of left and right end portions of the second barrier adjacent to the at least one first barrier is greater than a thickness of a middle portion of the second barrier.
2. A plasma display panel of
3. A plasma display panel of
4. A plasma display panel of
5. A plasma display panel of
6. A plasma display panel of
7. A plasma display panel of
9. A plasma display panel of
10. A plasma display panel of
11. A plasma display panel of
13. A plasma display panel of
0. 15. The plasma display panel of
0. 16. The plasma display panel of
0. 17. The plasma display panel of
0. 18. The plasma display panel of
0. 19. The plasma display panel of
0. 20. The plasma display panel of
0. 22. The plasma display panel of
0. 23. The plasma display panel of
0. 24. The plasma display panel of
0. 25. The plasma display panel of
0. 26. The plasma display panel of
0. 27. The plasma display panel of
0. 28. The plasma display panel of
0. 29. The plasma display panel of
0. 30. The plasma display panel of
0. 32. The plasma display panel of
0. 33. The plasma display panel of
0. 34. The plasma display panel of
0. 35. The plasma display panel of
0. 36. The plasma display panel of
0. 37. The plasma display panel of
0. 39. The AC-type plasma display panel of
0. 40. The AC-type plasma display panel of
0. 41. The AC-type plasma display panel of
0. 42. The AC-type plasma display panel of
0. 43. The AC-type plasma display panel of
0. 44. The AC-type plasma display panel of
0. 45. The AC-type plasma display panel of
0. 46. The AC-type plasma display panel of
0. 47. The AC-type plasma display panel of
|
1. Field of the Invention
The present invention relates to a plasma display panel, and more particularly, to a plasma display panel which improves emitting luminance, emitting efficiency, and exhaust ability.
2. Discussion of the Related Art
Generally, a plasma display panel which is a gas discharge display device is divided into a DC type, an AC type, and a hybrid type depending on its electrode structure. The DC type and the AC type are determined depending on exposure of the electrode to a discharge plasma. Namely, in the DC type, the electrode is directly exposed to the discharge plasma. In the AC type, the electrode is indirectly combined with the plasma through a dielectric. This difference is generated by a difference of discharge phenomenon between the DC type and the AC type. In case of the AC type, charge particles formed by discharge are staked on a dielectric layer. That is, electrons are stacked on the dielectric layer on an electrode to which positive(+) potential is applied while ions are stacked on the dielectric layer on an electrode to which negative(−) potential is applied.
A related art AC type plasma display panel of three-electrode area discharge type will be described with reference to FIG. 1.
As shown in
A cell 5 is formed in a point where the respective electrodes cross one another. The Y electrode 2 is a scan electrode and is used for scanning of a screen. The Z electrode 3 is a sustain electrode and is used to sustain discharge. The X electrode 4 is an address electrode and is used for data input.
The X electrode 4 formed in each cell is connected to an X electrode driving circuit and receives an address pulse. The Y electrode 2 is connected to a Y electrode driving circuit and receives a scan pulse. The Z electrode 3 is connected to a Z electrode driving circuit and receives a sustain pulse.
A stripe type barrier and a well type barrier of the related art plasma display panel will be described with reference to the accompanying drawings.
First, in the stripe type barrier structure, as shown in
As described above, in the stripe type barrier structure, lower sides of the barriers 13 are located at a distance away from the main discharge region 22. Thus, the distance between the main discharge region 22 and the phosphor layer 18 below the barriers 13 is farther than the distance between the main discharge region 22 and the phosphor layer 18 above the X electrode 11. For this reason, loss occurs while ultraviolet rays generated by discharge reach a portion below the barriers.
In the well type barrier structure, arrangement of electrodes are similar to that of FIG. 2a. In
For reference, the barriers formed to cross the first substrate electrode pairs are called vertical barriers 13 and the barriers formed in the same direction as the first substrate electrode pairs are called horizontal barriers 13a. However, as known from
The well type barriers are formed to prevent loss generated when ultraviolet rays by discharge reach a boundary portion of the cell from occurring in the stripe type barriers.
However, the stripe type barrier structure and the well type barrier structure of the related art plasma display panel have following problems.
First, in the stripe type barriers, although exhaust is easy, ultraviolet rays and visible rays may move toward the adjacent cell in vertical direction. In this case, error discharge and crosstalk may occur. Also, since the corner portions of the discharge region are away from the main discharge region, luminance is reduced.
Furthermore, in the well type barriers, although crosstalk between the adjacent cells can be avoided, exhaust is poor. For this reason, error discharge due to remaining gas may occur. Also, in the same manner as the stripe type barriers, since the corner portions of the discharge region are away from the main discharge region, luminance is reduced.
Accordingly, the present invention is directed to a plasma display panel that substantially obviates one or more of the problems due to limitations and disadvantages of the related art.
An object of the present invention is to provide a plasma display panel which prevents luminance from being reduced in corner portions of a discharge region and improves exhaust ability.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be apparent from the description, or may be learned by practice of the invention. The objectives and other advantages of the invention will be realized and attained by the scheme particularly pointed out in the written description and claims hereof as well as the appended drawings.
To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described, a plasma display panel according to the first embodiment of the present invention includes a first substrate; a plurality of first substrate electrode pairs formed on the first substrate at constant intervals in one direction; a first dielectric layer formed on the first substrate including the first substrate electrode pairs; a second substrate; a plurality of second substrate electrodes formed on the second substrate at constant intervals to cross the first substrate electrode pairs; a second dielectric layer formed on the second substrate including the second substrate electrodes; first barriers formed on the second dielectric layer with the second substrate electrodes interposed therebetween; auxiliary barriers formed at both sides of the first barriers; a phosphor layer formed on the second dielectric layer including the first barriers; and second barriers formed in a boundary portion of upper and lower discharge cells on the second substrate to have a width which increases toward the first barriers from a central portion and to be separated from the first barriers.
A plasma display panel according to the second embodiment of the present invention includes: a first substrate; a plurality of first substrate electrode pairs formed on the first substrate at constant intervals in one direction; a first dielectric layer formed on the first substrate including the first substrate electrode pairs; a second substrate; a plurality of second substrate electrodes formed on the second substrate at constant intervals to cross the first substrate electrode pairs; a second dielectric layer formed on the second substrate including the second substrate electrodes; barriers formed on the second dielectric layer with the second substrate electrodes interposed therebetween; a phosphor layer formed on the second dielectric layer including the barriers; and a plurality of projections formed on the phosphor layer between the respective barriers at constant intervals in the same direction as the barriers.
A plasma display panel according to the third embodiment of the present invention includes: a first substrate; a plurality of first substrate electrode pairs formed on the first substrate; a second substrate; second substrate electrodes formed on the second substrate to cross the first substrate electrode pairs; a first dielectric layer formed on the second substrate including the second substrate electrodes; barriers formed on the first dielectric layer in first and second directions; and a second dielectric layer formed on the first substrate including the first substrate electrode pairs at a predetermined height, having a groove of a predetermined width and depth in the first and second directions on a surface region.
A plasma display panel according to the fourth embodiment of the present invention includes: a first substrate; a plurality of first substrate electrode pairs formed on the first substrate at constant intervals in one direction; a second substrate; a plurality of second substrate electrodes formed on the second substrate at constant intervals to cross the first substrate electrode pairs; first barriers formed on the second substrate with the second substrate electrodes interposed therebetween; and at least two or more second barriers formed in a boundary portion of upper and lower discharge cells on the second substrate to be separated from the first barriers and to maintain predetermined intervals among one another.
A plasma display panel according to the fourth embodiment of the present invention includes: a first substrate; a plurality of first substrate electrode pairs formed on the first substrate at constant intervals in one direction; a second substrate; a plurality of second substrate electrodes formed on the second substrate at constant intervals to cross the first substrate electrode pairs; first barriers formed on the second substrate with the second substrate electrodes interposed therebetween; and second barriers formed in a boundary portion of upper and lower discharge cells on the second substrate to be separated from the first barriers and to have a width of a surface opposite to the first barriers, which increases at a constant ratio or more than a width of the first barriers.
It is to be understood that both the foregoing general description and the following detailed description are exemplary and explanatory and are intended to provide further explanation of the invention as claimed.
The invention will be described in detail with reference to the following drawings in which like reference numerals refer to like elements wherein:
Accordingly, the first barriers 344 are separated from the second barriers 344a to form an exhaust path. The second barriers 344a can prevent crosstalk that may occur between adjacent cells due to charge particles from occurring.
Meanwhile, in FIGS. 17 and 18 16 and 17, the barriers are formed in a boundary portion between the cells to have a greater width than those of
Namely, as shown in FIG. 17 16, the first barriers 344 are formed to cross the first substrate electrode pairs 341 and 342, and at the same time the second barriers 344a are formed in a boundary portion between upper and lower cells between the first barriers 344 to have a width increased by a predetermined ratio(about two times) as compared with the first barriers 344. Thus, exhaust ability and contrast can be improved.
Furthermore, as shown in FIG. 18 17, a portion of the second barriers 344a opposite to the cell has a first width, and its central portion having a second width of H shape smaller than the first width. At this time, the first width is two times or more of the second width. Consequently, if the barriers are formed as shown in FIG. 17 16, contrast is more effective. If the barriers are formed as shown in FIG. 18 17, exhaust ability is more effective.
The plasma display panel according to the fourth embodiment of the present invention has the following advantages.
Since a plurality of the horizontal barriers having an exhaust path are formed, exhaust ability can be improved, and crosstalk and error discharge can be prevented from occurring. Furthermore, since the horizontal barriers have a greater width, contrast can be improved in the plasma display panel having no black matrix layer as well as the plasma display panel having a black matrix layer.
The foregoing embodiments are merely exemplary and are not to be construed as limiting the present invention. The present teachings can be readily applied to other types of apparatuses. The description of the present invention is intended to be illustrative, and not to limit the scope of the claims. Many alternatives, modifications, and variations will be apparent to those skilled in the art.
Patent | Priority | Assignee | Title |
7538494, | Jun 18 2005 | Samsung SDI Co., Ltd. | Plasma display panel |
D652809, | Jan 19 2007 | Imaging Systems Technology | Electrode for a plasma shell |
Patent | Priority | Assignee | Title |
5742122, | Mar 15 1995 | Pioneer Electronic Corporation | Surface discharge type plasma display panel |
5763139, | Jan 26 1995 | Matsushita Electric Industrial Co., Ltd. | Plasma display panel and method for manufacturing the same |
5909083, | Feb 16 1996 | DAI NIPPON PRINTING CO , LTD | Process for producing plasma display panel |
6008582, | Jan 27 1997 | Dai Nippon Printing Co., Ltd. | Plasma display device with auxiliary partition walls, corrugated, tiered and pigmented walls |
6249264, | Jan 27 1998 | RAKUTEN, INC | Surface discharge type plasma display panel with intersecting barrier ribs |
6255780, | Apr 21 1998 | Pioneer Electronic Corporation | Plasma display panel |
6278238, | May 16 1997 | LG Electronics Inc. | Plasma display panel with spacers diagonally opposed to the electrode sets |
6373195, | Jun 26 2000 | SNU R&DB Foundation | AC plasma display panel |
6433477, | Oct 23 1997 | LG Electronics Inc. | Plasma display panel with varied thickness dielectric film |
6492770, | Feb 07 2000 | Panasonic Corporation | Plasma display panel |
6522070, | Jun 29 1999 | HITACHI PLASMA PATENT LICENSING CO , LTD | Plasma display panel provided with a discharge electric increasing member and/or a discharge electric field controller |
6525470, | Apr 14 1998 | Panasonic Corporation | Plasma display panel having a particular dielectric structure |
6531820, | Mar 31 1999 | Samsung SDI Co., Ltd. | Plasma display device including grooves concentrating an electric field |
6787978, | Nov 28 2000 | Mitsubishi Denki Kabushiki Kaisha | Plasma display panel and plasma display device |
JP11096919, | |||
JP11233026, | |||
JP11260264, | |||
JP11297209, | |||
JP11297215, | |||
JP199460815, | |||
JP1997213215, | |||
JP541165, | |||
JP6060815, | |||
JP7312178, | |||
JP8096714, | |||
KR19985233, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
May 28 2003 | LG Electronics Inc. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
May 03 2010 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jul 15 2010 | ASPN: Payor Number Assigned. |
Apr 16 2014 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Feb 13 2010 | 4 years fee payment window open |
Aug 13 2010 | 6 months grace period start (w surcharge) |
Feb 13 2011 | patent expiry (for year 4) |
Feb 13 2013 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 13 2014 | 8 years fee payment window open |
Aug 13 2014 | 6 months grace period start (w surcharge) |
Feb 13 2015 | patent expiry (for year 8) |
Feb 13 2017 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 13 2018 | 12 years fee payment window open |
Aug 13 2018 | 6 months grace period start (w surcharge) |
Feb 13 2019 | patent expiry (for year 12) |
Feb 13 2021 | 2 years to revive unintentionally abandoned end. (for year 12) |