A method for planarizing integrated circuit topographies, wherein, after a first layer of spin-on glass is deposited, a layer of low-temperature oxide is deposited before a second layer of spin-on glass.

PTO Wrapper PDF
Dossier Espace Google
Patent
   RE39690
Priority
Dec 06 1993
Filed
Nov 16 2001
Issued
Jun 12 2007
Expiry
Dec 06 2013
Inventors
Lin, Yih-S…
Assg.orig
STMicroele…
Assg.curr
STMicroele…
Entity
Large
Referenced by
5
References
49
Maint.:
all paid
BACKGROUND AND SUMMA…
BRIEF DESCRIPTION OF…
DESCRIPTION OF THE P…
FURTHER MODIFICATION…
0. 23. A semiconductor structure, comprising:
a substrate;
a first layer of inorganic spin-on glass disposed on the substrate;
a first dielectric disposed on the first layer; and
a planarized second layer of inorganic spin-on glass disposed on the first dielectric.
22. An integrated circuit, comprising:
(a.) an active device structure, including therein a substrate, active device structures, isolation structures, and one or more patterned thin film conductor layers including an uppermost conductor layer; and
(b.) a planarization structure, overlying recessed portions of said active device structure, comprising a layer of sol-gel-deposited dielectric overlain by a layer of vacuum-deposited dielectric overlain by a further layer of sol-gel-deposited dielectric;
(c.) an interlevel dielectric overlying said planarization structure and said active device structure, and having via holes therein which extend to selected locations of said uppermost conductor layer; and
(d.) an additional thin-film patterned conductor layer which overlies said interlevel dielectric and extends through said via holes to said selected locations of said uppermost conductor layer.
1. An integrated circuit manufactured by the method comprising the acts of:
(a.) providing a partially fabricated integrated circuit structure;
(b.) applying and curing spin-on glass, to form a first dielectric layer;
(c.) depositing dielectric material, to form a second dielectric layer over said first dielectric layer;
(d.) applying and curing spin-on glass, to form a third dielectric layer, to produce a stack including said third dielectric layer over said first and second dielectric layers;
(e.) performing a global etchback to substantially remove portions of said dielectric stack from high points of said partially fabricated structure, wherein at least a portion of said third dielectric layer remains after said global etchback;
(f.) deposition of an interlevel dielectric at least over said remaining third dielectric layer;
(g.) etching holes in said interlevel dielectric in predetermined locations; and
(h.) depositing and patterning a metallization layer to form a desired pattern of connections, including connections through said holes.
8. An integrated circuit manufactured by the method comprising the acts of:
(a.) providing a partially fabricated integrated circuit structure;
(b.) applying and curing spin-on glass, to form a first dielectric layer;
(c.) depositing silicon dioxide, to form a second dielectric layer over said first dielectric layer;
(d.) applying and curing spin-on glass, to form a third dielectric layer to produce a dielectric stack including said third dielectric layer over said first and second layers;
(e.) performing a global etchback to substantially remove said dielectric stack from high points of said partially fabricated structure, wherein at least a portion of said spin-on glass of said third dielectric layer remains after said global etchback;
(f.) deposition of an interlevel dielectric at least over said remaining spin-on glass of said third dielectric layer;
(g.) etching holes in said interlevel dielectric in predetermined locations; and
(h.) depositing and patterning a metallization layer to form a desired pattern of connections, including connections through said holes.
15. An integrated circuit manufactured by the method comprising the acts of:
(a.) providing a partially fabricated integrated circuit structure;
(b.) applying and curing spin-on glass, to form a first dielectric layer;
(c.) depositing dielectric material, to form a second dielectric layer over said first dielectric layer, said second dielectric layer having a thickness equal to or less than said first dielectric layer;
(d.) applying and curing spin-on glass, to form a third dielectric layer to produce a dielectric stack including said third dielectric layer over said first and second dielectric layers, said third dielectric layer having a thickness equal to or greater than said second layer;
(e.) performing a global etchback to substantially remove said dielectric stack from high points of said partially fabricated structure, wherein at least a portion of said third dielectric layer remains after said global etchback;
(f.) deposition of an interlevel dielectric at least over said remaining second dielectric layer;
(g.) etching holes in said interlevel dielectric in predetermined locations; and
(h.) depositing and patterning a metallization layer to form a desired pattern of connections, including connections through said holes.
2. The integrated circuit of claim 1, wherein said deposition step (c.) is plasma-enhanced.
3. The integrated circuit of claim 1, wherein said deposition step (c.) uses TEOS as a source gas.
4. The integrated circuit of claim 1, comprising the additional step of applying a passivating dielectric, under vacuum conditions, after said step (a.) and Am before said deposition step (b.).
5. The integrated circuit of claim 1, Hi wherein said deposition step (b.) applies said spin-on glass with a thickness in the range of 1000-5000 Å inclusive.
6. The integrated circuit of claim 1, wherein said deposition step (d.) applies said spin-on glass with a thickness in the range of 1000-5000 Å inclusive.
7. The integrated circuit of claim 1, wherein said interlevel dielectric is a doped silicate glass.
9. The integrated circuit of claim 8, wherein said deposition step (c.) is plasma-enhanced.
10. The integrated circuit of claim 8, wherein said deposition step (c.) uses TEOS as a source gas.
11. The integrated circuit of claim 8, comprising the additional step of applying a passivating dielectric, under vacuum conditions, after said step (a.) and before said deposition step (b.).
12. The integrated circuit of claim 8, wherein said deposition step (b.) applies said spin-on glass with a thickness in the range of 1000-5000 Å inclusive.
13. The integrated circuit of claim 8, wherein said deposition step (d.) applies said spin-on glass with a thickness in the range of 1000-5000 Å inclusive.
14. The integrated circuit of claim 8, wherein said interlevel dielectric is a doped silicate glass.
16. The integrated circuit of claim 15, wherein said deposition step (c.) is plasma-enhanced.
17. The integrated circuit of claim 15, wherein said deposition step (c.) uses TEOS as a source gas.
18. The integrated circuit of claim 15, comprising the additional step of applying a passivating dielectric, under vacuum conditions, after said step (a.) and before said deposition step (b.).
19. The integrated circuit of claim 15, wherein said deposition step (b.) applies said spin-on glass with a thickness in the range of 1000-5000 Å inclusive.
20. The integrated circuit of claim 15, wherein said interlevel dielectric is a doped silicate glass.
21. The integrated circuit of claim 15, wherein said deposition step (d.) applies said spin-on glass with a thickness in the range of 1000-5000 Å inclusive.
0. 24. The semiconductor structure of claim 23, further comprising:
a second dielectric disposed on the substrate; and
wherein the first layer of spin-on glass is disposed on the second dielectric.
0. 25. The semiconductor structure of claim 23, further comprising:
a metal layer disposed on the substrate; and
wherein the first layer of spin-on glass is disposed on the metal layer.
0. 26. The semiconductor structure of claim 23, further comprising:
a metal layer disposed on the substrate;
a second dielectric disposed on the metal layer; and
wherein the first layer of spin-on glass is disposed on the second dielectric.
0. 27. The semiconductor structure of claim 23 wherein the first dielectric comprises a low-temperature oxide.
0. 28. The semiconductor structure of claim 23, further comprising a planarized boundary that includes the planarized second layer of spin-on glass and a planarized portion of the first dielectric.
0. 29. The semiconductor structure of claim 23, further comprising a planarized boundary that includes the planarized second layer of spin-on glass, a planarized portion of the first dielectric, and a planarized portion of the first layer of spin-on glass.

This application is a continuation of patent application Ser. No. 08/456,343, filed Jun. 1, 1995 now abandoned which is a continuation of Ser. No. 08/163,043 filed on Dec. 6, 1993 now U.S. Pat. No. 5,435,888.

BACKGROUND AND SUMMARY OF THE INVENTION

The present invention relates to formation and structures for interlevel dielectrics in integrated circuit fabrication.

A high degree of planarization is essential in the fabrication of integrated circuits with multiple levels of interconnect. Application of spin-on glass,1 followed by global etch-back, is widely used in the industry to achieve the desired level of surface planarity. However, spin on glass (“SOG”) and SOG etch-back technique are inadequate in a variety of situations where topologies with high aspect ratio and/or more topologies are encountered due to lack of planarization and/or sog cracks.

1Spin-on glass deposition is an example of a “sol-gel” process, which has been used in the semiconductor industry for many years. The unprocessed spin-on-glass material (available in numerous formulations) is a fluid material (actually a gel). After the liquid material is coated onto the face of a wafer, the wafer is rotated at high speed to throw off the excess material. The surface tension and adhesion of the material provides a flat (planarized) surface with a controlled thickness. The liquid material is then baked, to drive off solvents and provide a stable solid silicate glass. See generally, e.g., Dauksher et al., “Three ‘low Dt’ options for planarizing the pre-metal dielectric on an advanced double poly BiCMOS process,” 139 J. Electrochem Soc 532-6 (1992), which is hereby incorporated by reference.

In most cases, successful planarization of severe topologies is achieved by a single or double SOG deposition+etchback step in the following sequence:

However, in extreme topologies, when the volume of SOG is very large, shrinkage of SOG during planarization and post-planarization processing leads to formation of undesirable cracks or voids.

The proposed method seeks to alleviate the problem of SOG cracking by performing the following operations:

2“TEOS,” or tetraethoxysilane, is a popular and convenient feedstock for deposition of oxides from the vapor phase.

This process will leave a layer of dielectric between the 1st and the 2nd SOG layers in locations where conventional planarization technique are likely to crack or void. This provides enhanced reliability.

The thickness of the first SOG layer can be reduced to avoid any undesired effects, such as field inversion of underlying devices or enhanced hot-carrier injection.3

3See, e.g., Lifshitz et al., “Hot-carrier aging of the MOS transistor in the presence of spin-on glass as the interlevel dielectric,” 12 IEEE ELECTRON DEVICE LETTERS 140-2 (March 1991), which is hereby incorporated by reference.

A positive sloped valley is produced for second dielectric deposition. The step coverage will be enhanced due to this positive slope.

The structure provided by these steps has improved resistance to cracking, and improved resistance to other undesirable possible effects of thick spin-on glass layers.

According to a disclosed class of innovative embodiments, there is provided: An integrated circuit fabrication method, comprising the steps of: providing a partially fabricated integrated circuit structure; applying and curing spin-on glass, to form a first dielectric; depositing dielectric material under vacuum conditions, to form a second dielectric layer over said first layer; applying and curing spin-on glass, to form a dielectric stack including a third dielectric layer over said first and second layers; performing a global etchback to substantially remove said dielectric stack from high points of said partially fabricated structure; deposition of an interlevel dielectric; etching holes in said interlevel dielectric in predetermined locations; and depositing and patterning a metallization layer to form a desired pattern of connections, including connections through said holes.

According to a disclosed class of innovative embodiments, there is provided: An integrated circuit fabrication method, comprising the steps of: providing a partially fabricated integrated circuit structure; applying and curing spin-on glass, to form a first dielectric; depositing silicon dioxide under vacuum conditions, to form a second dielectric layer over said first layer; applying and curing spin-on glass, to form a dielectric stack including a third dielectric layer over said first and second layers; performing a global etchback to substantially remove said dielectric stack from high points of said partially fabricated structure; deposition of an interlevel dielectric; etching holes in said interlevel dielectric in predetermined locations; and depositing and patterning a metallization layer to form a desired pattern of connections, including connections through said holes.

According to a disclosed class of innovative embodiments, there is provided: An integrated circuit fabrication method, comprising the steps of: providing a partially fabricated integrated circuit structure; applying and curing spin-on glass, to form a first dielectric layer; depositing dielectric material under vacuum conditions, to form a second dielectric layer over said first layer, said second dielectric layer having a thickness equal to or less than said first layer; applying and curing spin-on glass, to form a dielectric stack including a third dielectric layer over said first and second layers, said third dielectric layer having a thickness equal to or greater than said second layer; performing a global etchback to substantially remove said dielectric stack from high points of said partially fabricated structure; deposition of an interlevel dielectric; etching holes in said interlevel dielectric in predetermined locations; and depositing and patterning a metallization layer to form a desired pattern of connections, including connections through said holes.

According to a disclosed class of innovative embodiments, there is provided: An integrated circuit, comprising: an active device structure, including therein a substrate, active device structures, isolation structures, and one or more patterned thin film conductor layers including an uppermost conductor layer; and a planarization structure, overlying recessed portions of said active device structure, comprising a layer of sol-gel-deposited dielectric overlain by a layer of vacuum-deposited dielectric overlain by a further layer of sol-gel-deposited dielectric; an interlevel dielectric overlying said planarization structure and said active device structure, and having via holes therein which extend to selected locations of said uppermost conductor layer; and an additional thin-film patterned conductor layer which overlies said interlevel dielectric and extends through said via holes to said selectred locations of said uppermost conductor layer.

BRIEF DESCRIPTION OF THE DRAWING

The present invention will be described with reference to the accompanying drawings, which show important sample embodiments of the invention and which are incorporated in the specification hereof by reference, wherein:

FIGS. 1A-1C show steps in a conventional process;

FIGS. 2A-2C show steps in a first embodiment of the invention;

FIGS. 3A-3C show steps in a second embodiment of the invention.

FIG. 4 shows a sample device structure incorporating a planarization layer according to the disclosed innovations.
DESCRIPTION OF THE PREFERRED EMBODIMENTS

The numerous innovative teachings of the present application will be described with particular reference to the presently preferred embodiment. However, it should be understood that this class of embodiments provides only a few examples of the many advantageous uses of the innovative teachings herein. In general, statements made in the specification of the present application do not necessarily delimit any of the various claimed inventions. Moreover, some statements may apply to some inventive features but not to others.

The disclosed process steps can be applied, for example, after fabrication of the first metal layer. Thus, the starting structure would be patterned metallization lines running over an interlevel dielectric which includes contact holes, and also has topographical excursions due to the underlying polysilicon layer(s) and field oxide layer. The maximum topographical excursion will include contributions from all of these. (However, the disclosed innovations can also be applied after fabrication of the second metal layer, before deposition of a third metal layer.)

FIGS. 1A-1C show steps in a conventional process. The starting structure will of course be defined by the previous process steps; but assume, for example, that the recesses have widths of 0.8 μm each, are spaced on a minimum pitch of 1.6 μm, and have a maximum depth of 1 μm. (Of course, these numbers are merely illustrative.)

As shown in FIG. 1A, a first layer 1 of SOG would be spun on and cured, to a thickness of e.g. 3000 Å in flat areas. (The thickness is substantially more in recessed areas ) As is well known to those of ordinary skill, the thickness of the SOG is determined by the individual composition and by the spin rate. As seen in FIG. 1A, a single deposition of SOG is not enough to fill the recesses.

As shown in FIG. 1B, a second layer 2 of SOG would then be spun on and cured, to provide an additional thickness of e.g. 3000 Å in flat areas.

A global etchback step is then performed, to remove the SOG from flat areas. The resulting surface contour, as shown in FIG. 1C, is susceptible to cracking.

FIGS. 2A-2C show steps in a first embodiment of the invention. Assume that the same recess dimensions are used as in FIGS. 1A-1C. Again, the specific dimensions and parameters given here are merely illustrative, and do not delimit the invention.

A first layer 1 of SOG is deposited as in FIG. 1A. That is, for example, a siloxane-based spin-on glass4 is spun on to a thickness of 2000 Å over flat areas, and is then cured for 60 minutes at 425° C.

4Such materials may be obtained, for example, from Ohka America™ or Allied Signal™ or other suppliers.

A layer 3 of low-temperature oxide is then deposited, to a thickness of 2000 Å. (For example, this may be done by plasma-enhanced deposition of TEOS.) This produces the structure shown in FIG. 2B.

A second layer 2 of SOG is then be spun on and cured, to provide an additional thickness of e.g. 3000 Å in flat areas.

A global etchback step is then performed, to remove the SOG and TEOS from flat areas. The resulting surface contour, as shown in FIG. 2C, provides improved filling of the recessed areas. Moreover, the combination of slightly different materials (SOG and low-temperature oxide) reduces susceptibility to cracking.

For simplicity, the drawing of FIG. 2C shows exactly 100% etchback, but of course the degree of etchback can be varied if desired.

FIGS. 3A-3C show steps in a second embodiment of the invention. This may be particularly advantageous with more extreme topologies. In this embodiment, assume, for example, that the recessed areas have widths of 0.8 μm each, are spaced on a minimum pitch of 1.6 μm, and have a maximum depth of 2 μm. (Of course, these numbers are merely illustrative.)

A first layer 1 of SOG is spun on and cured to produce a thickness of 2000 Å over flat areas, as shown in FIG. 3A.

A layer 3 of low-temperature oxide is then deposited, to a thickness of 3000 Å. (For example, this may be done by plasma-enhanced deposition of TEOS.) This produces the structure shown in FIG. 3B.

A second layer 2 of SOG is then be spun on and cured, to provide an additional thickness of e.g. 2000 Å in flat areas.

A global etchback step is then performed, to remove the SOG and TEOS from flat areas. The resulting surface contour, as shown in FIG. 3C, provides improved filling of the recessed areas, even under extreme topologies. Moreover, the combination of slightly different materials (SOG and low-temperature oxide) reduces susceptibility to cracking.

For simplicity, the drawing of FIG. 3C shows exactly 100% etchback, but of course the degree of etchback can be varied if desired.

In alternative embodiments, it is also possible to deposit a plasma oxide before the first layer of spin-on glass. (This is commonly done to prevent direct contact between the SOG and the underlying metallization.) In this embodiment, 1000 Å-5000 Å of (for example) TEOS oxide would be deposited before the first layer of SOG.

Processing then continues with deposition of an interlevel dielectric, such as PSG, and conventional further processing steps.

One particular advantage of the disclosed invention is that it can be very easily implemented (in at least some processes) by a simple transposition of steps (depositing the low-temperature oxide before, rather than after, the second layer of spin-on glass).

FIG. 4 shows a sample device structure incorporating a planarization layer according to the disclosed innovations. In this example, the partially fabricated device structure included active devices 12 in a substrate 10, including polysilicon lines 14. Field oxide 13 provides lateral separation active devices. Metal lines 18 overlie a first interlevel dielectric 16 (e.g. of BPSG over TEOS), and make contact to active device areas at contact locations 20. (This provides the starting structure on which planarization is performed as described above.) A planarization layer 22 is then deposited, by the techniques described above, to reduce or eliminate the topographical excursions of the structure. An interlevel dielectric 24 overlies the planarization layer 22 (and the rest of the planarized structure), and includes via holes 25 through which a second metal layer 26 contacts the first metal layer 18. The structure shown can be topped by a protective overcoat (not shown) through which holes are etched to expose locations of contact pads in the second metal layer.

FURTHER MODIFICATIONS AND VARIATIONS

It will be recognized by those skilled in the art that the innovative concepts disclosed in the present application can be applied in a wide variety of contexts. Moreover, the preferred implementation can be modified in a tremendous variety of ways. Accordingly, it should be understood that the modifications and variations suggested below and above are merely illustrative. These examples may help to show some of the scope of the inventive concepts, but these examples do not nearly exhaust the full scope of variations in the disclosed novel concepts.

The disclosed innovative steps have been described in the context of via formation (e.g. forming connections from second metal to first metal, or third metal to second metal). Due to the accumulated topographical excursions, planarization is especially desirable at these stages. However, the disclosed innovative concepts can also be applied to planarization of lower levels as well.

The disclosed innovative concepts can also be applied to other spin-on materials, such as polyimide or polymethylmethacrylate.

As will be recognized by those skilled in the art, the innovative concepts described in the present application can be modified and varied over a tremendous range of applications, and accordingly the scope of patented subject matter is not limited by any of the specific exemplary teachings given.

INVENTORS:

Lin, Yih-Shung, Kalnitsky, Alex

THIS PATENT IS REFERENCED BY THESE PATENTS:
Patent Priority Assignee Title
7737017, Sep 29 2008 Hynix Semiconductor Inc. Semiconductor device having recess gate and isolation structure and method for fabricating the same
7833861, Dec 28 2006 Hynix Semiconductor Inc. Semiconductor device having recess channel structure and method for manufacturing the same
8067799, Dec 28 2006 Hynix Semiconductor Inc. Semiconductor device having recess channel structure and method for manufacturing the same
9252080, Oct 15 2014 ALSEPHINA INNOVATIONS INC Dielectric cover for a through silicon via
9524924, Oct 15 2014 ALSEPHINA INNOVATIONS INC Dielectric cover for a through silicon via
THIS PATENT REFERENCES THESE PATENTS:
Patent Priority Assignee Title
4253907, Mar 28 1979 AT & T TECHNOLOGIES, INC , Anisotropic plasma etching
4354896, Aug 05 1980 Texas Instruments Incorporated Formation of submicron substrate element
4384938, May 03 1982 International Business Machines Corporation Reactive ion etching chamber
4654112, Sep 26 1984 Texas Instruments Incorporated; TEXAS INSTRUMENTS INCORPORATED, A DE CORP Oxide etch
4657628, May 01 1985 Texas Instruments Incorporated Process for patterning local interconnects
4660278, Jun 26 1985 Texas Instruments Incorporated Process of making IC isolation structure
4676867, Jun 06 1986 Newport Fab, LLC Planarization process for double metal MOS using spin-on glass as a sacrificial layer
4707218, Oct 28 1986 International Business Machines Corporation Lithographic image size reduction
4721548, May 13 1987 Intel Corporation Semiconductor planarization process
4755476, Dec 17 1985 Siemens Aktiengesellschaft Process for the production of self-adjusted bipolar transistor structures having a reduced extrinsic base resistance
4792534, Dec 25 1985 Kabushiki Kaisha Toshiba Method of manufacturing a semiconductor device involving sidewall spacer formation
4801350, Dec 29 1986 Freescale Semiconductor, Inc Method for obtaining submicron features from optical lithography technology
4801560, Oct 02 1987 Freescale Semiconductor, Inc Semiconductor processing utilizing carbon containing thick film spin-on glass
4824767, Jan 09 1986 Intel Corporation Dual glass contact process
4894351, Feb 16 1988 ALLEGRO MICROSYSTEMS, INC , A CORP OF DE Method for making a silicon IC with planar double layer metal conductors system
4912061, Apr 04 1988 HEWLETT-PACKARD DEVELOPMENT COMPANY, L P Method of forming a salicided self-aligned metal oxide semiconductor device using a disposable silicon nitride spacer
4962414, Feb 11 1988 SGS-Thomson Microelectronics, Inc. Method for forming a contact VIA
4986878, Jul 19 1988 CYPRESS SEMICONDUCTOR CORPORATION, A CORP OF DE Process for improved planarization of the passivation layers for semiconductor devices
5003062, Apr 19 1990 TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD Semiconductor planarization process for submicron devices
5063176, May 30 1989 Hyundai Electronics Industries Co., Ltd. Fabrication of contact hole using an etch barrier layer
5068711, Mar 20 1989 Fujitsu Microelectronics Limited Semiconductor device having a planarized surface
5110763, Jan 29 1990 Yamaha Corporation Process of fabricating multi-level wiring structure, incorporated in semiconductor device
5117273, Nov 16 1990 SGS-Thomson Microelectronics, Inc. Contact for integrated circuits
5158910, Aug 13 1990 Freescale Semiconductor, Inc Process for forming a contact structure
5166088, Jul 03 1990 Sharp Kabushiki Kaisha Method of manufacturing semiconductor device contact vias in layers comprising silicon nitride and glass
5244841, Nov 10 1988 Scotsman Group LLC Method for planarizing an integrated circuit structure using low melting inorganic material and flowing while depositing
5250472, Sep 03 1992 Industrial Technology Research Institute Spin-on-glass integration planarization having siloxane partial etchback and silicate processes
5266525, Aug 07 1990 Seiko Epson Corporation, A Corporation of Japan Microelectronic interlayer dielectric structure and methods of manufacturing same
5310720, Feb 28 1992 FUJITSU SEMICONDUCTOR LTD Process for fabricating an integrated circuit device by forming a planarized polysilazane layer and oxidizing to form oxide layer
5320983, Feb 07 1990 TELEDYNE DALSA SEMICONDUCTOR INC Spin-on glass processing technique for the fabrication of semiconductor devices
5331117, Nov 12 1992 SGS-Thomson Microelectronics, Inc. Method to improve interlevel dielectric planarization
5399533, Dec 01 1993 VLSI Technology, Inc. Method improving integrated circuit planarization during etchback
5435888, Dec 06 1993 SGS-Thomson Microelectronics, Inc. Enhanced planarization technique for an integrated circuit
5534731, Oct 28 1994 Cypress Semiconductor Corporation Layered low dielectric constant technology
DE410244,
EP111706,
EP185787,
EP265638,
EP491408,
EP2083948,
EP327412,
GB2167901,
GB8901236,
JP4092453,
JP6058635,
JP61232646,
JP6126240,
JP62106645,
JP63293946,
ASSIGNMENT RECORDS    Assignment records on the USPTO
/
Executed onAssignorAssigneeConveyanceFrameReelDoc
Nov 16 2001STMicroelectronics, Inc.(assignment on the face of the patent)
MAINTENANCE FEES AND DATES:    Maintenance records on the USPTO
Date Maintenance Fee Events
May 02 2011M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
Jun 12 20104 years fee payment window open
Dec 12 20106 months grace period start (w surcharge)
Jun 12 2011patent expiry (for year 4)
Jun 12 20132 years to revive unintentionally abandoned end. (for year 4)
Jun 12 20148 years fee payment window open
Dec 12 20146 months grace period start (w surcharge)
Jun 12 2015patent expiry (for year 8)
Jun 12 20172 years to revive unintentionally abandoned end. (for year 8)
Jun 12 201812 years fee payment window open
Dec 12 20186 months grace period start (w surcharge)
Jun 12 2019patent expiry (for year 12)
Jun 12 20212 years to revive unintentionally abandoned end. (for year 12)