A delay circuit includes a delay part delaying a signal by a delay time which can be varied based on a control current, and a control current adjustment circuit adjusting the control current so that the delay time changes linearly based on a variation in a resistance value.
|
4. A delay circuit comprising:
a delay part delaying a signal by a delay time which is varied based on a control current; and
a control current adjustment circuit adjusting the control current so that the delay time changes linearly based on a variation in a resistance value, wherein the control circuit adjustment circuit comprises:
a first resistance unit generating a first voltage, the first resistance unit comprising a first fixed resistor and a first variable resistor;
a second resistance unit generating a second voltage, the second resistance unit comprising a second variable resistor; and
a control current controlling circuit controlling the control current based on the first and second voltages.
9. A semiconductor device comprising:
a delay circuit delaying a given signal; and
an internal circuit operating using a delayed given signal from the delay circuit, the delay circuit comprising:
a delay part delaying a the given signal by a delay time which can be is varied based on a control current; and
a control current adjustnent adjustment circuit adjusting the control current so that the delay time changes linearly based on a variation in a resistance value, wherein the control current adjustment circuit comprises:
a first resistance unit generating a first voltage, the first resistance unit comprising a first fixed resistor and a first variable resistor;
a second resistance unit generating a second voltage, the second resistance unit comprising a second variable resistor; and
a control current generating circuit generating the control current based on the first and second voltages.
1. A delay circuit comprising:
a delay part delaying a signal by a delay time which is varied based on a control current; and
a control current adjustment circuit adjusting the control current so that the delay time changes linearly based on a variation in a resistance value,
wherein the control current adjustment circuit comprises:
a first resistance unit generating a first voltage; and
a second resistance unit comprising a second variable resistor in which the resistance value of the second variable resistor varies stepwisely or discretely but linearly as a whole so that the control current adjusting circuit controls the control current based on the resistance value of the second variable resistor for generating a second voltage; and wherein
the control current adjusting circuit controls the control current based on the first and second voltages;
the first resistance unit comprises a fixed resistor and a first variable resistor; and
the second resistance unit comprises a the second variable resistor having a resistance value equal to that of the first variable resistor.
6. A semiconductor device comprising:
a delay circuit delaying a given signal; and
an internal circuit operating using a delayed given signal from the delay circuit, the delay circuit comprising:
a delay part delaying a the given signal by a delay time which can be is varied based on a control current; and
a control current adjustment circuit adjusting the control current so that the delay time changes linearly based on a variation in a resistance value,
wherein the control current adjustment circuit comprises:
a first resistance unit generating a first voltage; and
a second resistance unit comprising a second variable resistor in which the resistance value of the second variable resistor varies stepwisely or discretely but linearly as a whole so that the control current adiusting adjusting circuit controls the control current based on the resistance value of the second variable resistor for generating a second voltage; and wherein
the control current adjusting circuit controls the control current based on the first and second voltages;
the first resistance unit comprises a fixed resistor and a first varable variable resistor; and
the second resistance unit comprises a the second variable resistor having a resistance value equal to that of the first variable resistor.
2. The delay circuit as claimed in
3. The delay circuit as claimed in
5. The delay circuit as claimed in
7. The semiconductor device as claimed in
8. The sermiconductor semiconductor device as claimed in
10. The semiconductor device as claimed in
11. The semiconductor device as claimed in
|
1. Field of the Invention
The present invention generally relates to a delay circuit, and a semiconductor device and semiconductor integrated circuit equipped with the delay circuit. More particularly, the present invention is concerned with a delay circuit having a delay time that can be adjusted by a control current, and a semiconductor device and a semiconductor integrated circuit equipped with such a delay circuit.
2. Description of the Related Art
Generally, semiconductor devices are required to accurately operate over a wide frequency range. Generally, the semiconductor devices are equipped with a delay circuit that adjusts the timing relationship among internal signals or the timing relationship between an external clock and an internal clock. Such a delay circuit is required to delay a signal over a wide frequency range with a high precision.
Conventionally, the delay circuit includes logic circuits connected in series, each logic circuit being made up of logic gates such as an inverter and a NAND gate. Each of the logic circuits acts to delay a signal applied to the delay circuit. The delay circuit
(I0−Δf)×(td0+Δtd)=C×Vt (2)
where td0 is a delay time for a control current I0, Δtd is a variation of the delay time when the control current I0 changes by ΔI, Vt is a logic threshold value of the delay circuits 10 and 12 shown in
Equation (3) can be obtained from equations (1) and (2) as follows:
ΔI=I0×Δtd/(td0+Δtd) (3)
Thus, the control current I for obtaining a desired delay time can be calculated by equation (4) described below:
I=I0−ΔI=I0×td0/(td0+Δtd) (4)
Thus, the desired delay time can be obtained by adjusting the control current I so that equation (4) is satisfied.
Now, a description will be described, with reference to
A P-channel MOS transistor 24 has a source connected to a power supply, and a drain that is
The voltage of a node 26 of the variable resistor 25 obtained in a state in which the other node thereof is connected to ground Vss is equal to the voltage V defined by equation (5). Thus, a current I flowing through the variable resistor 25 an be expressed as follows:
I=V/Nr=I0×R/(R+Nr) (6)
It can be seen from comparison between equations (6) and (4) that R and Nr correspond to td0 and /Δtd, respectively. Thus, by adequately adjusting the values of R and r, it is possible to generate the control current I which linearly changes the delay time as the natural number N increases such that N=1, 2, 3,. . . .
For example, as shown in
In short, the current source 22 and the resistors 20 and 21 generates the voltage
The voltage of the node 26 of the resistor 31 obtained when the other node thereof is connected to the ground Vss is equal to the voltage V defined by equation (7). Thus, a current I flowing through the resistor 31 can be written as follows:
I=V/R=I0×r/(NR+r) (8)
It can be seen from comparison between equations (8) and (4) that r and NR correspond to td0 and Δtd, respectively. Thus, by adequately adjusting the resistance values of R and r, it is possible to generate the control current I which linearly changes the .semiconductor semiconductor device 100 equipped with the above-mentioned delay circuit according to a third embodiment of the present invention.
The semiconductor device 100 includes an operation processing circuit 102, an address input circuit 104, a command input circuit 106, a delay circuit 108, and a data input/output circuit 110. The delay circuit 108 is supplied with an external clock CLK, and adjusts the timing relationship between the external clock CLK and an internal clock int.CLK utilized inside the semiconductor device 100.The delay circuit 108 generates the internal clock int.CLK by delaying the external clock CLK by the above-mentioned manner. The internal clock thus generated is supplied to parts of the semiconductor device 100.
The semiconductor device 100 equipped with the delay circuit 108 is capable of adjusting the timing relationship between the external and internal clocks over a wide frequency range with a high precision. The delay circuit of the present invention can be applied to another timing adjustment made in the semiconductor device. For example, the delay circuit of the present invention can be used to adjust the timing relationship between internal signals transmitted in the semiconductor device.
The P-channel MOS transistor 24 and the resistor 31 are connected in series. The node 26 is located between the P-channel MOS transistor 24 and the resistor 31. The switch SW and the resistor R1 are connected between the node 42 and the inverting input terminal of the operational amplifier 23 in parallel. The output terminal of the operational amplifier 23 is connected.to connected to the gate of the P-channel MOS transistor 24. The non-inverting terminal of the operational amplifier 23 is connected to the node 26. The variable resistor 41 is supplied with a control signal CS, which determines the resistance value of the variable resistor 41. The variable resistor 41 has discrete resistance values controlled by the control signal CS. In other words, the resistance value of the variable resistor 41 can be changed in a stepwise fashion. The switch SW is turned ON and OFF by a switch signal SP. The operational amplifier 23 is supplied with a bias voltage NB.
An output voltage VO of the semiconductor integrated circuit is output via the node 26. The semiconductor integrated circuit thus configured operates as follows.
The reference voltage generating circuit 40 generates a reference voltage ref via the node 42 in accordance with the control signal CS supplied to the variable resistor 41. The inverting input terminal of the operational amplifier 23 is supplied with the reference voltage ref via the switch SW. Thus, an input signal MIN having a reference ref1 is applied to the inverting input terminal of the operational amplifier 23. An input signal PIN is supplied with to the non-inverting input terminal of the operational amplifier 23.
The operational amplifier 23, the P-channel MOS transistor 24, and the resistor 31 form a voltage regulator, which outputs the same output voltage VO as the reference voltage ref1 via the node 26. A signal AO is supplied to the gate of the P-channel MOS transistor 24 from the output node of the operational amplifier 23.
As shown in part (b) of
It can be seen from the graph of
With the above simulation results in mind, the switch SW shown in
By controlling the switch SW as described above, the reference voltage ref1 is controlled as illustrated by a broken line in FIG. 10. Thus, it is possible to prevent the spike noises from being superimposed on the reference voltage ref1. Since the inverting input terminal of the operational amplifier 23 and the node 42 are short-circuited except that period between the times T1 and T2, it is possible to prevent the operational amplifier 23 from being affected by the spike noises and to ensure good responsibility response of the operational amplifier 23 to the operation of the reference voltage generating circuit 40.
It will be noted that in
The semiconductor integrated circuit shown in
As shown in
The semiconductor integrated circuit thus configured operates as follows.
The control signal generating circuit 45 generates control signals CS1-CS4, which changes change at the times (T1, T2 and T3) at which the switch signal SP changes from the low level to the high level, as shown in parts (a) and (b) of FIG. 9.
The variable resistor 41 is set so as to have a desired resistance value by supplying the control signals CS1-CS4 to the gates of the N-channel MOS transistors NT3-NT6, respectively. The switch signal SP is supplied to the switch SW. While the switch signal SP is at the high level, the N-channel MOS transistor NT1 and the P-channel MOS transistor PT2 shown in
Thus, it is possible to eliminate a transient noise which occurs when the new resistance value is set in the variable resistor 41 from being transmitted to the operational amplifier 23. Therefore, the switch SW causes the resistor R1 to act as a filter that eliminates noise. The resistor R1 acts as a potential hold circuit for holding the reference voltage to be supplied to the operational amplifier 23.
In actuality, the switch SW is turned OFF immediately before the reference voltage ref changes because it takes a certain time for the reference voltage ref output via the node 42 to change after the control signals CS1-CS4 are supplied to the variable resistor 41.
Further, the resistor R1 acts to avoid the floating state of the input nodes of the operational amplifier 23 during the period when the switch SW is OFF.
According to the present invention, it is possible to avoid influence of noise, that occurs when the reference voltage ref changes, without providing a low-pass filter between the reference voltage generating circuit 40 and the operational amplifier 23 which refers to the reference voltage ref generated by the circuit 40 . Thus, it is possible to realize highly precise and stable control of the semiconductor integrated circuit without degrading the responsibility response.
The present invention is not limited to the specifically disclosed embodiments, and variations and modifications may be made without departing from the scope of the invention.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5063311, | Jun 04 1990 | Semiconductor Components Industries, LLC | Programmable time delay circuit for digital logic circuits |
5334891, | Dec 27 1990 | Bull, S.A. | Variable delay circuit for producing a delay which varies as a hyperbolic function of the current intensity |
5355038, | Jun 30 1989 | Maxim Integrated Products, Inc | Architecture for programmable delay line integrated circuit |
5463343, | Dec 27 1990 | BULL S A A CORPORATION OF THE REPUBLIC OF FRANCE | Adjustable delay circuit of the current intensity having delay as a hyperbolic function |
5506534, | Oct 05 1993 | Advanced Micro Devices, Inc. | Digitally adjustable picosecond delay circuit |
5689460, | Aug 04 1994 | Renesas Electronics Corporation | Semiconductor memory device with a voltage down converter stably generating an internal down-converted voltage |
5881014, | Aug 04 1994 | Renesas Electronics Corporation | Semiconductor memory device with a voltage down converter stably generating an internal down-converter voltage |
6040724, | Oct 16 1993 | NEC Corporation | Bus driver circuit having adjustable rise and fall times |
6072742, | Aug 04 1994 | Renesas Electronics Corporation | Semiconductor memory device with a voltage down converter stably generating an internal down-converted voltage |
6133773, | Oct 10 1997 | Rambus Incorporated | Variable delay element |
6166576, | Sep 02 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for controlling timing of digital components |
6262616, | Oct 08 1999 | Cirrus Logic, Inc. | Open loop supply independent digital/logic delay circuit |
6348827, | Feb 10 2000 | International Business Machines Corporation | Programmable delay element and synchronous DRAM using the same |
6424585, | Aug 04 1994 | Renesas Electronics Corporation | Semiconductor memory device with a voltage down converter stably generating an internal down-converted voltage |
6573777, | Jun 29 2001 | Intel Corporation | Variable-delay element with an inverter and a digitally adjustable resistor |
JP62120725, | |||
JP8190437, | |||
JP9284125, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 15 2005 | Fujitsu Limited | (assignment on the face of the patent) | / | |||
Apr 01 2010 | Fujitsu Microelectronics Limited | Fujitsu Semiconductor Limited | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 024982 | /0245 | |
Mar 02 2015 | Fujitsu Semiconductor Limited | SOCIONEXT INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 035508 | /0637 |
Date | Maintenance Fee Events |
Dec 02 2008 | ASPN: Payor Number Assigned. |
May 04 2011 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
May 20 2015 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Feb 12 2011 | 4 years fee payment window open |
Aug 12 2011 | 6 months grace period start (w surcharge) |
Feb 12 2012 | patent expiry (for year 4) |
Feb 12 2014 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 12 2015 | 8 years fee payment window open |
Aug 12 2015 | 6 months grace period start (w surcharge) |
Feb 12 2016 | patent expiry (for year 8) |
Feb 12 2018 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 12 2019 | 12 years fee payment window open |
Aug 12 2019 | 6 months grace period start (w surcharge) |
Feb 12 2020 | patent expiry (for year 12) |
Feb 12 2022 | 2 years to revive unintentionally abandoned end. (for year 12) |