An integrated circuit and method for identifying same is described. The integrated circuit includes a programmable identification circuit for storing electronic identification information. The integrated circuit also includes an optical identification mark displaying a machine-readable optical identification code which corresponds with the electronic identification information stored in the identification circuit. The data encoded in the optical identification code may be identical with that of the electronic identification information. Alternatively, a look-up table or other correlating means may be employed to associate the optical identification code with the electronic identification information. The integrated circuit is packaged in a housing, and another optical identification mark is placed on an external surface of the housing. This second optical identification mark displays a machine-readable optical identification code which is identical or correlated to the electronic identification information stored in the identification circuit and/or the optical identification code displayed by the optical identification mark on the integrated circuit. Consequently, convenient and traceable identification of individual integrated circuits is provided during and after manufacture.
|
10. A wafer comprising a plurality of dies, each die including an integrated circuit having a programmable identification circuit that stores identification data, and each die having an optical identification mark positioned thereon and encoding information corresponding to the identification data, optical identification mark on each die being accessed through a lookup table to correspond to the electronic identification information.
14. A plurality of integrated circuit chips, each comprising:
a housing;
an integrated circuit enclosed within the housing and including an identification circuit that stores identification data distinguishing each of the integrated circuit chips from one another; and
an optical mark positioned on an exterior surface of the housing and encoding identification information being accessed through a lookup table to correspond to the identification data.
0. 23. A method of identifying an integrated circuit, comprising:
programming the integrated circuit with an electronic identification information;
marking the integrated circuit with an optical identification code that corresponds with the electronic identification information;
reading the electronic identification information; and
associating the optical identification code with the read electronic identification information through a correlation mechanism.
0. 29. A method of identifying an integrated circuit, comprising:
programming the integrated circuit with an electronic identification information;
marking the integrated circuit with an optical identification code that corresponds with the electronic identification information;
reading the electronic identification information; and
cross-referencing the optical identification code with the read electronic identification information by utilizing a correlation instrument.
6. In a plurality of substantially identical integrated circuits formed on a common substrate, each of the integrated circuits including a programmable circuit for storing respective electronically readable identification code which distinguishes the integrated circuits from one another, a method of identifying the integrated circuits, comprising the steps of:
marking each of the integrated circuits with respective optical identification code;
accessing a lookup table to associate the optical identification code on each of the integrated circuits with the respective electronically readable identification code and
reading the optical identification code on each of the integrated circuits.
1. A method of identifying a plurality of substantially identical integrated circuits formed on a common substrate, comprising the steps of:
programming each of the integrated circuits with respective electronic identification information distinguishing the integrated circuits from one another; and
marking each of the integrated circuits with respective optical identification code which corresponds with the respective electronic identification information;
reading the optical identification code on each of the integrated circuits; and
accessing a lookup table to associate the optical identification code on each of the integrated circuits with the corresponding electronic identification information.
19. A method of identifying a plurality of substantially identical integrated circuits formed on a common substrate, each of the integrated circuits being formed on a respective one of a plurality of substrate dies, the method comprising:
programming each of the plurality of integrated circuits with respective electronic identification information for each of the integrated circuits; and
marking each of the dies with optical identification code which corresponds with the respective electronic identification information;
reading the optical identification code on each of the integrated circuits;
reading the electronic identification information from each of the integrated circuits; and
accessing a lookup table to associate the optical identification code on each of the integrated circuits with the corresponding electronic identification information.
2. The method of
3. The method of
4. The method of
5. The method of
7. The method of
reading the electronically readable identification code stored in each of the integrated circuits;
reading the optical identification code marked on each of the integrated circuits; and
correlating the read electronically readable identification code with the read optical identification code for each of the integrated circuits.
8. The method of
9. The method of
11. The wafer of
12. The wafer of
15. The integrated circuit chips of
16. The integrated circuit chips of
17. The integrated circuit chips of
18. The integrated circuit chips of
20. The method of
21. The method of
22. The method of
0. 24. The method of
0. 25. The method of
0. 26. The method of
0. 27. The method of
0. 28. The method of
0. 30. The method of
0. 31. The method of
0. 32. The method of
0. 33. The method of
|
This invention relates generally to integrated circuits, and more particularly to identification information for integrated circuits.
Typically, many identical integrated circuits are constructed on a single wafer of semiconductor material, such as monocrystalline silicon or gallium arsenide. The portion of the wafer occupied by a single one of the integrated circuits is called a die. After completed fabrication of the integrated circuits, a series of tests (known as Probe) is performed in which the function of each die is tested. The test data collected for each die is used in subsequent assembly/packaging steps to ensure that only properly functioning die are packaged as integrated circuit chips.
Following the Probe test, the individual dies are separated from one another, and each properly functioning die is encapsulated (usually in plastic or ceramic) in a package having electric leads to form an integrated circuit chip. Subsequently, a series of testing operations is performed for each of the integrated circuit chips, with test data collected for each of the chips.
In order to properly correlate the various test results with the appropriate die or dies, accurate identification of each of the dies is required, both before and after packaging as an integrated circuit chip. The ability to identify particular dies can also be important following completed manufacture of the integrated circuit chip. For example, when an integrated circuit chip unexpectedly fails during later use, the manufacturer of the chip may wish to identify other potentially failing chips and the users of those chips.
Many of today's integrated circuits provide electronically readable identification information which is programmed into the integrated circuit itself—usually during Probe testing. Also, chip packages usually have an ink or laser-scribed mark which provides some useful information, such as date and country of manufacture, product and package types, speed and other test parameters, and manufacturing lot identification. However, information uniquely identifying the particular integrated circuit within a chip is included only in the electronically readable identification information.
The electronically readable identification information is usually available only during those manufacturing procedures in which the integrated circuit is electrically tested. Also, retrieving the electronically readable identification information is usually done with a relatively sophisticated semiconductor testing apparatus, which necessarily makes physical contact with the integrated circuit chip in order to access the identifying information. There exist a number of manufacturing process steps during which such physical contact does not occur, and hence traceable identification of the individual integrated circuit chips through the various manufacturing processes is quite difficult. Also, once the manufacturer ships the integrated circuit chip to a customer, the unique identification information is not readily available.
A method of identifying an integrated circuit is provided in which the integrated circuit is both programmed with electronic identification information and marked with a corresponding machine-readable optical identification code. The integrated circuit may be marked with an adhesive label, inscribed with a laser, or marked in any of a variety of suitable ways of displaying machine-readable optical identification codes. The integrated circuit may include a plurality of programmable links which are programmed to store the electronic identification information, or include any of a variety of suitable adapted circuits for non-volatile data storage.
The method further includes the steps of reading the optical identification code and associating it with the corresponding electronic identification information. A look-up table or other suitable correlating means may be used for performing the association step. Alternatively, the optical identification code may encode exactly the same data values as the electronic identification information.
In the following description, certain specific details are set forth in order to provide a thorough understanding of embodiments of the present invention. It will be clear, however, to one skilled in the art that the present invention may be practiced without these details. In other instances, well-known circuits and structures have not been shown in detail in order not to unnecessarily obscure the description of the embodiments of the invention.
The integrated circuit 10 also includes a machine-readable optical identification mark 14. The identification mark 14 may be an adhesive label, a laser-scribed mark, or any of a wide variety of suitable marks. The identification mark 14 displays an optical identification code 15 which corresponds with the electronic identification information stored in the programmable identification circuit 12. The optical identification code 15 can be any of a wide variety of machine-readable optical identification codes, whether currently well known or subsequently developed. The optical identification code 15 can be read by any of a wide variety of methods and with corresponding ones of a wide variety of optical code readers, whether currently well known or subsequently developed. For example, a particular optical identification code and a method and apparatus for reading and decoding the code are described in U.S. Pat. No. 5,389,770 to Ackley, which is incorporated herein by reference.
Typically, the electronic identification information is programmed into the identification circuit 12 during. Probe testing of the various dies 18 included in the wafer 16. One or more of the identification marks 14-14B could then be produced to include an optical identification code which encodes data that is identical to the data stored in the identification circuit 12. In other words, the electronically accessible pattern of 1's and 0's stored in the identification circuit 12 is the same as the optically accessible pattern of 1's and 0's encoded in one or more of the identification marks 14-14B. Alternatively, one or more of the identification marks 14-14B can be correlated, via a look-up table or other conventional correlation means, with the particular electronic identification data stored in the identification circuit 12—a more flexible approach then requiring identical data.
Those skilled in the art will appreciate a number of advantages achieved by the above-described embodiments of the present invention. Conventionally, integrated circuits have included only the electronically accessible identification information, as well as visual marking information intended for human eyes. Thus accurate identification of individual integrated circuits has been available only during manufacturing processes in which the integrated circuit is electrically accessed. In contrast, the present invention provides identification marks having an optical identification code associated with the electronic identification information, thereby providing convenient, accurate and traceable identification of individual integrated circuits during and following the manufacturing process. Also, the ability to optically identify the integrated circuit avoids the need for physical contact, thereby minimizing the possibility of damage to the integrated circuit by the act of electronically reading the identification data—a common concern with current technology.
As stated above, the optical identification marks 14-14B can be any of a wide variety of such marks, and the method and apparatus for encoding optical identification information and reading such information can be any of a wide variety of suitable ones for such purpose. Similarly, the identification circuit 12 can be any of a wide variety of suitably adapted circuits, and the particular methods for programming and retrieving electronic identification information thereto and therefrom can be any of a wide variety of suitably adapted methods. It is the combination of both electrically accessible identification information and associated machine-readable optical identification codes which provides traceability of the identification optical through the manufacturing process, as well as after it has been shipped to a customer.
While certain embodiments of the invention have been described for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Numerous variations are well within the scope of this invention, and accordingly, the invention is not limited except by the appended claims.
Patent | Priority | Assignee | Title |
8415813, | Jun 15 2011 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Identification of dies on a semiconductor wafer |
Patent | Priority | Assignee | Title |
4904853, | Sep 22 1987 | Kabushiki Kaisha Astex | Dual-function information-carrying sheet device |
4967381, | Apr 30 1985 | TENCOR INSTRUMENTS A CA CORP | Process control interface system for managing measurement data |
5103166, | May 23 1990 | Samsung Electronics Co., Ltd. | Semiconductor integrated circuit chip having an identification circuit therein |
5129974, | Aug 23 1990 | Colorcode Unlimited Corporation | Microlabelling system and method of making thin labels |
5226118, | Jan 29 1991 | TENCOR INSTRUMENTS A CA CORP | Data analysis system and method for industrial process control systems |
5294812, | Sep 14 1990 | Kabushiki Kaisha Toshiba | Semiconductor device having identification region for carrying out failure analysis |
5301143, | Dec 31 1992 | Round Rock Research, LLC | Method for identifying a semiconductor die using an IC with programmable links |
5313174, | Sep 18 1992 | Rockwell International Corporation | 2:1 bandwidth, 4-way, combiner/splitter |
5360747, | Jun 10 1993 | XILINX, Inc.; Xilinx, Inc | Method of reducing dice testing with on-chip identification |
5380998, | Aug 15 1990 | International Business | Single width bar code with end code providing bidirectionality |
5389770, | Jan 22 1993 | Intermec Technologies Corporation | Method and apparatus for decoding unresolved bar code profiles |
5420796, | Dec 23 1993 | VLSI Technology, Inc. | Method of inspecting planarity of wafer surface after etchback step in integrated circuit fabrication |
5434870, | Apr 17 1992 | Unisys Corporation | Apparatus and method for verifying the authenticity of a circuit board |
5446447, | Feb 16 1994 | MOTOROLA SOLUTIONS, INC | RF tagging system including RF tags with variable frequency resonant circuits |
5467304, | Nov 17 1993 | PS4 LUXCO S A R L | Semiconductor integrated circuit |
5482008, | Sep 13 1991 | Electronic animal identification system | |
5511005, | Feb 16 1994 | ADE Corporation | Wafer handling and processing system |
5641164, | Oct 13 1994 | MICRA SOUNDCARDS INC | Talking trading cards |
5742526, | Jan 03 1996 | Round Rock Research, LLC | Apparatus and method for identifying an integrated device |
5743801, | Aug 19 1996 | SAMSUNG ELECTRONICS CO , LTD | Collectable video sports card |
5748731, | Jul 02 1996 | Electronic trading cards | |
5787174, | Jun 17 1992 | Round Rock Research, LLC | Remote identification of integrated circuit |
5801067, | Oct 27 1993 | Ronald, Shaw | Method for recording and identifying integrated circuit chips and the like |
5927512, | Jan 17 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for sorting integrated circuit devices |
5949059, | Dec 09 1996 | International Business Machines Corporation | Tamper evident labelling system with embedded storage device |
5962834, | Mar 17 1997 | Inventory tracking and management apparatus with multi-function encoding unit | |
6232870, | Aug 14 1998 | 3M Innovative Properties Company | Applications for radio frequency identification systems |
DE3138085, | |||
DE3226733, | |||
DE4124833, | |||
EP488053, | |||
EP578410, | |||
GB2244339, | |||
JP57122544, | |||
JP63220542, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Nov 07 2001 | STEVENS, MARK R | Hewlett-Packard Company | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012758 | /0389 | |
Nov 07 2001 | CULBERTSON, W BRUCE | Hewlett-Packard Company | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 012758 | /0389 | |
Nov 16 2001 | Micron Technology, Inc. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jan 27 2009 | ASPN: Payor Number Assigned. |
Jun 20 2011 | REM: Maintenance Fee Reminder Mailed. |
Nov 11 2011 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Jan 20 2012 | 4 years fee payment window open |
Jul 20 2012 | 6 months grace period start (w surcharge) |
Jan 20 2013 | patent expiry (for year 4) |
Jan 20 2015 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 20 2016 | 8 years fee payment window open |
Jul 20 2016 | 6 months grace period start (w surcharge) |
Jan 20 2017 | patent expiry (for year 8) |
Jan 20 2019 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 20 2020 | 12 years fee payment window open |
Jul 20 2020 | 6 months grace period start (w surcharge) |
Jan 20 2021 | patent expiry (for year 12) |
Jan 20 2023 | 2 years to revive unintentionally abandoned end. (for year 12) |