A receiver for transmission and parallel interference has multiple access interference suppression stages having k channels, each comprising a correlation device corresponding to a particular pseudorandom sequence and interference generation and suppression device. Each stage delivers to the following stage signals at least partly freed from multiple access interferences. A decision stage receives the signals from the channels of the preceding suppression stage. Each decision stage has a correlation device corresponding to one of the pseudorandom sequences and decision device to deliver data. Devices for producing synchronization signals can control the interference suppression and the decision device. The devices producing the synchronization signals have components placed in the channels of the final stage. Further, the synchronization signals produced by these devices control the decision device of the channels of the final stage and the interference estimation device of the at least one interference suppression stages following appropriate time shifts.
|
0. 24. A method, comprising:
estimating a signal based at least in part on a received signal by correlating the received signal with a pseudorandom sequence on three or more signal paths to provide three or more estimated signals; and
deciding three or more data items contained in the received signal based at least in part on the estimated signals;
said deciding comprising synchronizing said deciding with said estimating or said correlating, or combinations thereof.
0. 4. A spread spectrum receiver, comprising:
an interference suppression stage comprising three or more correlator circuits on three or more signal paths, the correlator circuits capable of providing an estimated signal based at least in part on a signal received at an input of said interference suppression stage; and
a decision stage capable of providing three or more data items contained in the received signal based at least in part on the estimated signal provided by the correlator circuits;
said decision stage comprising three or more decision circuits and three or more synchronization circuits having outputs coupled to the three or more correlator circuits of said interference suppression stage and being further coupled to the three or more decision circuits of said decision stage.
0. 14. A spread spectrum receiver, comprising:
means for suppressing interference in a received signal, said interference suppressing means comprising three or more correlation means on three or more signal paths, the correlation means being capable of providing an estimated signal based at least in part on the received signal; and
means for providing three or more data items contained in the received signal based at least in part on the estimated signals provided by the correlation means;
said data item providing means comprising three or more decision means and three or more synchronization means having outputs coupled to the three or more correlation means of said interference suppression means and being further coupled to the three or more decision means of said data item providing means.
1. A receiver for code distribution multiple access transmission and parallel multiple access interference suppression, the receiver comprising:
at least one multiple access interference suppression stage ESIi constituted by k channels, each comprising a correlation means corresponding to a particular pseudorandom sequence, an interference estimation means and an interference suppression means, each stage delivering to a following stage k signals at least partly freed from multiple access interferences,
a final, decision stage (ED) constituted by k channels receiving the k signals from the k channels of a preceding suppression stage and each comprising a correlation means corresponding to one of the pseudorandom sequences and decision means delivering a data item,
means for producing synchronization signals able to control the at least one multiple access interference suppression stage and
control the decision means of the final stage (ED), said receiver being characterized in that the means for producing the synchronization signals are constituted by k means solely placed in the k channels of the final stage (ED), the k synchronization signals produced by said k means controlling the k decision means of the k channels of the final stage (ED) and the interference estimation means of the k channels of the at least one interference suppression stages ESIi following appropriate time shifts.
2. receiver according to
3. receiver according to
0. 5. A spread spectrum receiver as claimed in
0. 6. A spread spectrum receiver as claimed in
0. 7. A spread spectrum receiver as claimed in
0. 8. A spread spectrum receiver as claimed in
0. 9. A spread spectrum receiver as claimed in
0. 10. A spread spectrum receiver as claimed in
0. 11. A spread spectrum receiver as claimed in
0. 12. A spread spectrum receiver as claimed in
0. 13. A spread spectrum receiver as claimed in
0. 15. A spread spectrum receiver as claimed in
0. 16. A spread spectrum receiver as claimed in
0. 17. A spread spectrum receiver as claimed in
0. 18. A spread spectrum receiver as claimed in
0. 19. A spread spectrum receiver as claimed in
0. 20. A spread spectrum receiver as claimed in
0. 21. A spread spectrum receiver as claimed in
0. 22. A spread spectrum receiver as claimed in
0. 23. A spread spectrum receiver as claimed in
0. 25. A method as claimed in
0. 26. A method as claimed in
0. 27. A method as claimed in
0. 28. A method as claimed in
0. 29. A method as claimed in
0. 30. A method as claimed in
0. 31. A method as claimed in
0. 32. A method as claimed in
0. 33. A method as claimed in
|
The present invention relates to a CDMA (code division multiple access) receiver with parallel interference suppression and optimized synchronization.
More generally, the invention relates to direct sequence spread spectrum (DSSS) digital transmission.
The invention has applications in radiocommunications systems with mobiles, in wireless local area networks (WLAN), in wireless local loops (WLL), in cable television and online multimedia services, in integrated home systems and electronic funds transfer, etc.
Direct sequence spread spectrum consists of modulating each symbol of a digital signal by a binary pseudorandom sequence. Such a sequence consists of N pulses or chips, whose duration Tc is equal to Ts/N. The modulated signal has a spectrum spread over a range N times wider than that of the original signal. On reception, demodulation consists of correlating the signal with the sequence used on transmission making it possible to once again find the information linked with the starting symbol.
This procedure has numerous advantages:
The direct sequence spread spectrum modulation method has been extensively described in the specialist literature and reference can e.g. be made to the following:
The attached
The first circuit of said receiver (correlation means 10), no matter whether it is a sliding correlator or a matched filter, plays an important part which can be defined with the aid of
A sliding correlator (
The matched filter (
Viewed from the output of the undersampler 28, said two architectures are equivalent. However, viewed from the input of the undersampler 28, they are different, because they do not deliver the same signal, as is revealed by
These drawings show that the sliding correlator needs an information linked with the timing of the symbols, so-called symbol clock signal and designated Hs to enable the local replica of the sequence to be aligned with the sequence modulating the symbols received, otherwise the demodulation of the symbols is impossible (case of FIG. 6). The matched filter does not require this information. Thus, what firstly differentiates a sliding correlator structure and a matched filter structure is that the former needs an external synchronization information.
A matched filter makes it possible to recover the symbol clock, e.g. by a recursive detection of the correlation peak on a window of N points (FIG. 4). It is also possible to recover the symbol clock with the aid of a sliding correlator, but this is more complex. There is a need for a stepwise modification of the phase of the local replica of the sequence until the output of the sliding correlator corresponds to an energy maximum and consequently to a correlation peak (case of FIG. 5).
Although both these structures make it possible to find the symbol clock again, they do not do so at the same speed. The symbol clock recovery operation lasts a maximum of N symbol periods, i.e. NTs with a sliding correlator, whereas it only requires a single symbol period Ts with a matched filter.
Thus, the advantage of the matched filter is obvious with respect to the symbol clock signal acquisition speed. Its disadvantage is its operational complexity, because its installation in the form of a finite pulse response digital filter (operating at the speed of the chips multiplied by the number of samples) requires N multiplications and N additions for each sample. Thus, its structural complexity is linked with its operating complexity.
The sliding correlator only performs one multiplication and one addition for each new sample. Thus, although it is relatively poorly adapted to the clock recovery, it is very advantageous from the operating complexity standpoint.
The CDMA method can be of two types. If the different transmitters of users do not have a common time reference the system is said to be asynchronous, because the starts of the symbols of each user arrive at the receiver at different times. It is also possible to proceed in such a way that the starts of the symbols received from the different users (modulo period Ts of a symbol). The system is then said to be synchronous. Asynchronous systems have the major advantage of not requiring an external synchronization signal, unlike in synchronous systems, but this is to the detriment of more serious constraints with respect to the spread sequence properties.
Thus, in an asynchronous CDMA system, the sequences have random relative phases at the reception level. Thus, a good separation of the signals assumes that the intercorrelations between sequences are small, no matter what the relative phases between the sequences.
If gi(t) and gk(t) are used for designating two pseudorandom sequences allocated to users i and k, it is possible to define a coefficient μi,k translating the correlation between these two sequences. This coefficient is equal to the mean, on the duration Ts of a symbol, of the product of the sequences, i.e.:
This coefficient represents an autocorrelation if i=k and an inter-correction if i≠k.
The signal at the output of the correlator corresponding to the user of rank k (i.e. following the undersampler 28 of
where Ak is the amplitude of the signal of the user of rank k, gk(t) the pseudorandom sequence of said same user, di the transmitted data and n(t) an additive, Gaussian, white noise. In this expression, i ranges from 0 to K−1, K being the total number of users, but without assuming the value k of the user in question.
The first term, i.e. Akdk makes it possible to again find the data item dk, the second term corresponding to a correlation with the signals corresponding to other users. This term is called multiple access interference or MAI.
The existence of this multiple access interference leads to a non-negligible consequence with respect to the capacity of the transmission system, i.e. the number of acceptable simultaneous users and on the performance characteristics of the system.
Much research has been carried out with the aim of reducing this interference phenomenon and reference can be made to the following:
The latter research has more particularly involved “sub-optimum” receiver structures which, unlike an optimum structure, effect a good compromise between performance characteristics and operating complexity. Among these, interest is attached to parallel interference suppression structures and details of these are given below.
A parallel interference suppression receiver generally uses:
Such a procedure is described in the article by R. M. BUEHRER et al. entitled “Analysis of DS-CDMA Parallel Interference Cancellation with Phase and Timing Erros”, published in IEEE Journal of Selected Areas in Communications, vol. 14, No. 8, Oct. 1996, pp 1522-1535. The corresponding receiver is illustrated in the attached
In turn, the signals r11, r21, r31 can be processed in a second interference suppression stage and so on up to the ith interference suppression stage ESIi. Thus, freed from at least part of the multiple access noise, the signals r11, r21, r31 permit a better estimate of the interference to be subtracted from the signal received r(t). In the stage of rank i, i.e. ESIi, are only shown the subtractors with the signals r1i, r2i and r3i.
The receiver comprises a final stage or decision stage ED, with three channels containing correlation means 141, 142, 143 and three decision circuits 151, 152, 153 delivering the data d1, d2, d3.
In each stage there are synchronization means for the control of the different circuits. Thus, the first stage ESI1 contains synchronizing circuits 131, 132, 133 controlling the correlation means 101, 102, 103 and estimation means 111, 112, 113. In the final stage ED there are synchronizing means 161, 162, 163 controlling the correlation means 141, 142, 143 and decision means 151, 152, 153.
In general terms, for constructing a multiple access interference correction signal, there is a need for three informations:
All these informations are calculated or recorded for each stage, for the control of said stage and independently of what takes place in the other stages.
Although this arrangement makes it possible to obtain a correct operation of the receiver it is still relatively complex. The invention obviates this disadvantage by proposing a simpler structure, which also makes it possible to turn to the best account the performance characteristics of the correlation means.
Use is made of a system with direct sequence spread spectrum and several optionally asynchronous transmitters. At the parallel interference suppression receiver, the correlation peak or peaks corresponding to the different propagation paths of the signal of user k are placed precisely at the same locations in the symbol window, no matter what the considered suppression stage for a given symbol. Thus, the signal received contains the replicas of the signal transmitted by the user k associated with the propagation paths, at a fixed location for a given symbol in the symbol window. The time positions are estimated in the synchronization means and can doubtless be considered as different between individual stages, because during the suppression stages interference is progressively removed from the signal. However, the information received does not move relative to the window of the considered symbol. Thus, a single synchronization signal per path is sufficient and not one per path and per stage.
Thus, the applicant has decided to use the synchronization signal or signals calculated in the final receiver stage, said signals being less error-tainted, for controlling all the interference suppression stages for each user.
Thus, the invention renders unnecessary complex calculations for investigating clock signals at all the first stages and consequently considerably reduces the operational complexity of the receiver. This complexity can be further reduced by the use of sliding correlators in the first stages and matched filters in the final stage. As explained hereinbefore, the matched filter makes it possible to acquire the synchronization in a single symbol period, whilst the use of sliding correaltors makes it possible to reduce the operational complexity without deteriorating said acquisition time.
More specifically, the present invention relates to a receiver for multiplex access transmission with distribution by codes and parallel multiple access interference suppression comprising:
Thus, preferably, the K synchronization signals also control the K correlation means.
Preferably, the K correlation means of the K channels of the final stage are constituted by K matched filters with K pseudorandom sequences and the K correlation means of the K channels of each interference suppression stage are constituted by K sliding correlators.
In
The correlations means 141, 142, 143 of the final stage are advantageously matched filters making it possible to acquire the synchronization in a single symbol period, whereas the correlation means 101, 102, 103 of the interference suppression stages are sliding correlators, which reduces the complexity without any deterioration to the acquisition time.
Ouvry, Laurent, Lattard, Didier, Varreau, Didier, Leveque, Sebastien
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
4470138, | Nov 04 1982 | The United States of America as represented by the Secretary of the Army | Non-orthogonal mobile subscriber multiple access system |
5099493, | Aug 27 1990 | Zeger-Abrams Incorporated | Multiple signal receiver for direct sequence, code division multiple access, spread spectrum signals |
5467368, | Nov 05 1993 | KDDI Corporation | Spread spectrum signal demodulator |
5719852, | Apr 22 1993 | InterDigital Technology Corporation | Spread spectrum CDMA subtractive interference canceler system |
6137788, | Jun 13 1995 | NTT DoCoMo, Inc | CDMA demodulating apparatus |
6192067, | Dec 20 1996 | Fujitsu Limited | Multistage interference canceller |
6222833, | Dec 22 1997 | LG Information & Communications, Ltd; LG COMMUNICATIONS & INFORMATION, LTD | Device and method for multiuser detection in DS-CDMA system |
6229857, | Jun 02 1998 | Intel Corporation | Adaptive ingress filtering system |
6473451, | Mar 05 1997 | Fujitsu Limited | Signal to interference power ratio measuring apparatus and signal to interference power ratio measuring method as well as transmission power controlling method under CDMA communication system |
FR2770060, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Nov 02 2006 | Commissariat a l'Energie Atomique | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Aug 20 2008 | ASPN: Payor Number Assigned. |
Apr 24 2012 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Apr 25 2016 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jun 02 2012 | 4 years fee payment window open |
Dec 02 2012 | 6 months grace period start (w surcharge) |
Jun 02 2013 | patent expiry (for year 4) |
Jun 02 2015 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jun 02 2016 | 8 years fee payment window open |
Dec 02 2016 | 6 months grace period start (w surcharge) |
Jun 02 2017 | patent expiry (for year 8) |
Jun 02 2019 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jun 02 2020 | 12 years fee payment window open |
Dec 02 2020 | 6 months grace period start (w surcharge) |
Jun 02 2021 | patent expiry (for year 12) |
Jun 02 2023 | 2 years to revive unintentionally abandoned end. (for year 12) |