A stackable integrated circuit chip package comprising a flex circuit. The flex circuit itself comprises a flexible substrate having opposed, generally planar top and bottom surfaces. Disposed on the top surface is a first conductive pad array, while disposed on the bottom surface is a second conductive pad array and third and fourth conductive pad arrays which are positioned on opposite sides of the second conductive pad array and electrically connected thereto. The chip package further comprises an integrated circuit chip which is electrically connected to the first and second conductive pad arrays, and hence to the third and fourth conductive pad arrays. The substrate is wrapped about at least a portion of the integrated circuit chip such that the third and fourth conductive pad arrays collectively define a fifth conductive pad array which is electrically connectable to another stackable integrated circuit chip package.
|
1. A stackable integrated circuit chip package, comprising:
a flex circuit including a flexible substrate and a conductive pattern formed thereon, the flexible substrate having a central portion and an opposed end portions, the conductive pattern starting from the central portion and terminating at the opposed end portions; and
an integrated circuit chip electrically connected to the conductive pattern at the central portion;
the flex circuit being wrapped about at least a portion of the integrated circuit chip such that the conductive pattern is electrically connectable to at least one other stackable integrated circuit chip package.
0. 5. A stackable integrated circuit chip package, comprising: a flex circuit including a flexible substrate and a conductive pattern formed thereon, the flexible substrate having a central portion and opposed end portions, the conductive pattern being electrically connected to first and second conductive pad arrays disposed on the central portion on opposite surfaces of the flex substrate and to a third conductive pad array disposed on one of the opposed end portions; and an integrated circuit chip electrically connected to the conductive pattern at the central portion and the first conductive pad array, the flex circuit being wrapped about at least a portion of the integrated circuit chip to expose the third conductive pad array.
2. A method of assembling a stackable integrated circuit chip package, comprising the steps of:
(a) providing a flex circuit including a flexible substrate having a conductive pattern formed thereon, the flexible substrate defining a central portion and an opposed end portions, the conductive pattern starting from the central portion and terminating at the opposed end portions;
(b) electrically connecting an integrated circuit chip to the conductive pattern at the central portion of the flexible substrate;
(c) wrapping at least one end portion about the integrated circuit chip such that the conductive pattern is electrically connectable to at least one other stackable integrated circuit chip package; and
(d) securing the integrated circuit chip and the flex circuit to each other.
0. 6. A method of assembling a stackable integrated circuit chip package, comprising the steps of: (a) providing a flex circuit including a flexible substrate and a conductive pattern formed thereon, the flexible substrate having a central portion and opposed end portions, the conductive pattern being electrically connected to first and second conductive pad arrays disposed on the central portion on opposite surfaces of the flex substrate and to a third conductive pad array disposed on one of the opposed end portions; (b) electrically connecting an integrated circuit chip to the conductive pattern at the central portion and the first conductive pad array; (c) wrapping the flex circuit about at least a portion of the integrated circuit chip to expose the third conductive pad array; and (d) securing the integrated circuit chip and the flex circuit to each other.
0. 7. A stackable integrated circuit chip package, comprising: a flex circuit including a flexible substrate and a conductive pattern formed thereon, the flexible substrate having a central portion and opposed end portions, the conductive pattern being electrically connected to a central portion conductive pad array disposed on the central portion of the flex substrate and to plural conductive pads disposed on one of the opposed end portions; mad an integrated circuit chip electrically connected to the conductive pattern at the central portion conductive pad array; the flex circuit being wrapped about at least a portion of the integrated circuit chip such that the plural conductive pads disposed on one of the opposed end portions are exposed; and the plural conductive pads disposed on one of the opposed end portions defining an end portion conductive pad array that is electrically connectable to the contacts of another integrated circuit chip.
0. 8. A method of assembling a stackable integrated circuit chip package, comprising the steps of: (a) providing a flex circuit including a flexible substrate and a conductive pattern formed thereon, the flexible substrate having a central portion and opposed end portions, the conductive pattern being electrically connected to a central portion conductive pad array disposed on the central portion of the flux substrate and to plural conductive pads disposed on one of the opposed end portions; (b) electrically connecting an integrated circuit chip to the conductive pattern at the central portion conductive pad array; (c) wrapping the flex circuit about the integrated circuit chip such that the plural conductive pads disposed on one of the opposed end portions are exposed and define an end portion conductive pad array that is electrically connectable to the contacts of another integrated circuit chip; and (d) securing the integrated circuit chip and the flex circuit to each other.
3. The method of
(1) soldering the integrated circuit chip to the conductive pattern; and
(2) adhesively affixing portions of the substrate of the flex circuit to the integrated circuit chip.
4. The method of
(d) electrically connecting the conductive pattern to another stackable integrated circuit chip package.
|
The present Application is a continuation of U.S. application Ser. No. 09/482,294 entitled STACKABLE CHIP PACKAGE WITH FLEX CARRIER filed Jan. 13, 2000 now U.S. Pat. No. 6,262,895.
(Not Applicable)
The present invention relates generally to chip stacks, and more particularly to a stackable integrated circuit chip package including a flex circuit which allows multiple chip packages to be quickly, easily and inexpensively assembled into a chip stack having a minimal profile.
Multiple techniques are currently employed in the prior art to increase memory capacity on a printed circuit board. Such techniques include the use of larger memory chips, if available, and increasing the size of the circuit board for purposes of allowing the same to accommodate more memory devices or chips. In another technique, vertical plug-in boards are used to increase the height of the circuit board to allow the same to accommodate additional memory devices or chips.
Perhaps one of the most commonly used techniques to increase memory capacity is the stacking of memory devices into a vertical chip stack, sometimes referred to as 3D packaging or Z-Stacking. In the Z-Stacking process, from two (2) to as many as eight (8) memory devices or other integrated circuit (IC) chips are interconnected in a single component (i.e., chip stack) which is mountable to the “footprint” typically used for a single package device such as a packaged chip. The Z-Stacking process has been found to be volumetrically efficient, with packaged chips in TSOP (thin small outline package) or LCC (leadless chip carrier) form generally being considered to be the easiest to use in relation thereto. Though bare dies or chips may also be used in the Z-Stacking process, such use tends to make the stacking process more complex and not well suited to automation.
In the Z-Stacking process, the IC chips or packaged chips must, in addition to being formed into a stack, be electrically interconnected to each other in a desired manner. There is known in the prior art various different arrangements and techniques for electrically interconnecting the IC chips or packaged chips within a stack. Examples of such arrangements and techniques are disclosed in Applicant's U.S. Pat. Nos. 4,956,694 entitled INTEGRATED CIRCUIT CHIP STACKING issued Sep. 11, 1990, 5,612,570 entitled CHIP STACK AND METHOD OF MAKING SAME issued Mar. 18, 1997, and 5,869,353 entitled MODULAR PANEL STACKING PROCESS issued Feb. 9, 1999.
The various arrangements and techniques described in these issued patents and other currently pending patent applications of Applicant have been found to provide chip stacks which are relatively easy and inexpensive to manufacture, and are well suited for use in a multitude of differing applications. The present invention provides yet a further alternative arrangement and technique for forming a chip stack which involves the use of stackable integrated circuit chip packages including flex circuits. The inclusion of the flex circuits in the chip packages of the present invention provides numerous advantages in the assembly of the chip stack, including significantly greater ease in achieving and maintaining the alignment between the chip packages within the stack. Additionally, the use of the flex circuits allows for the assembly of the chip packages into a chip stack which has a minimal profile.
In accordance with the present invention, there is provided a stackable integrated circuit chip package. The chip package comprises a flex circuit which itself comprises a flexible substrate having opposed, generally planar top and bottom surfaces. The substrate is preferably fabricated from a polyamide which has a thickness of several mils or less, and may have a thickness down to about 1 mil. The substrate preferably has a generally rectangular configuration defining a pair of longitudinal peripheral edge segments and a pair of lateral peripheral edge segments. Disposed on the top surface of the substrate is a first conductive pad array, while disposed on the bottom surface is a second conductive pad array. The first and second conductive pad arrays extend between the longitudinal peripheral edge segments in spaced relation to the lateral peripheral edge segments. Also disposed on the bottom surface of the substrate on opposite sides of the second conductive pad array are third and fourth conductive pad arrays which extend between the longitudinal peripheral edge segments along respective ones of the lateral peripheral edge segments. The third and fourth conductive pad arrays are each electrically connected to the second conductive pad array.
In the chip package of the present invention, the first conductive pad array preferably comprises a first set of pads, with the second conductive pad array preferably comprising a second set of pads which are arranged in an identical pattern to the first set of pads such that the pads of the first set are aligned (i.e., in registry with) respective ones of the pads of the second set. Similarly, the third conductive pad array comprises a third set of pads, with the fourth conductive pad array comprising a fourth set of pads. The third and fourth sets of pads are preferably arranged on the bottom surface of the substrate in patterns which are mirror images to each other. The pads of the third and fourth sets are electrically connected to respective ones of the pads of the second set through the use of conductive tracings.
The pads of the first through fourth sets and conductive tracings are preferably fabricated from very thin copper having a thickness in the range of from about 5 microns to about 25 microns through the use of conventional etching techniques. Advantageously, the use of the thin copper for the pads and conductive tracings allows for etching line widths and spacings down to a pitch of about 4 mils which substantially increases the routing density. The pads and tracings collectively define a conductive pattern of the flex circuit. Extending through the substrate between respective pairs of the pads of the first and second sets are a plurality of cross-slits, the use of which will be described in more detail below.
In addition to the flex circuit, the chip package of the present invention comprises an integrated circuit chip which is electrically connected to the first and second conductive pad arrays, and hence to the third and fourth conductive pad arrays by virtue of their electrical connection to the second conductive pad array via the conductive tracings. The integrated circuit chip preferably comprises a flip chip device or a fine pitch BGA (ball grid array) device having a body which is of a generally rectangular configuration defining opposed, generally planar top and bottom surfaces, a pair of longitudinal sides, and a pair of lateral sides. Protruding from the bottom surface of the body are a plurality of generally semi-spherically shaped conductive contacts which are preferably arranged in an identical pattern to the first and second sets of pads. In the present chip package, the electrical connection of the integrated circuit chip to the first and second conductive pad arrays is facilitated by the insertion of the conductive contacts into the cross-slits of respective ones of the pads of the first set, and advancement therethrough to protrude from respective ones of the pads of the second set and hence the bottom surface of the substrate.
In the chip package of the present invention, the substrate is wrapped about at least a portion of the integrated circuit chip such that the third and fourth conductive pad arrays collectively define a fifth conductive pad array which is electrically connectable to another stackable integrated circuit chip package. The fifth conductive pad array comprises the third and fourth sets of pads which, when the substrate is wrapped about the integrated circuit chip, are arranged in an identical pattern to the first and second sets of pads. The substrate is wrapped about the longitudinal sides of the body such that the fifth conductive pad array extends over the top surface of the body and the third and fourth sets of pads making up the fifth conductive pad array are in substantial alignment or registry with respective pairs of the first and second sets of pads.
The substrate is preferably sized relative to the integrated circuit chip such that the lateral peripheral edge segments of the substrate extend along the top surface of the body in generally parallel relation to each other and are separated by a narrow gap, with the lateral sides of the body being substantially flush with respective ones of the longitudinal peripheral edge segments of the substrate. As such, the integrate circuit chip is positioned upon the central portion of the substrate (which includes the first and second conductive pad arrays thereon), with the opposed end portions of the substrate (which include the third and fourth conductive pad arrays thereon) being wrapped about the integrated circuit chip so as to cover the top surface of the body thereof. These end portions of the substrate are preferably attached to the top surface of the body through the use of an adhesive. Additionally, the chip package may be provided with a pair of heat sinks which are attached to respective ones of the lateral sides of the body of the integrated circuit chip.
In addition to the end portions of the substrate being adhesively secured to the top surface of the body of the integrated circuit chip, the conductive contacts of the integrated circuit chip are preferably soldered to respective ones of the pads of the second set. In this respect, each of the conductive contacts may be pre-coated with solder paste or flux prior to the placement of the integrated circuit chip upon the first conductive pad array, with the application of heat to the chip package subsequent to the flex circuit being wrapped about the integrated circuit chip effectuating the soldering of the conductive contacts to the second set of pads, and hence the conductive pattern of the flex circuit.
Advantageously, those portions of the conductive contacts protruding from the pads of the second set and hence the bottom surface of the substrate may be electrically connected to respective ones of the conductive pads of a printed circuit board, or to respective ones of the third and fourth sets of pads of the fifth conductive pad array of another identically configured stackable integrated circuit chip package. In this respect, multiple chip packages of the present invention may be stacked upon one another, with solder paste or flux being pre-applied to the third and fourth sets of pads of the fifth conductive pad array prior to the stacking of another chip package thereupon such that the subsequent application of heat to the stack facilitates the desired electrical connection of the chip packages to each other. The engagement between the exposed portions of the conductive contacts and the third and fourth sets of pads of the fifth conductive pad array performs a self-aligning function during the soldering process, thus simply requiring that the longitudinal and lateral edges of the chip packages in the stack be aligned with each other prior to the application of heat thereto.
Those of ordinary skill in the art will recognize that the flex circuit need not necessarily be provided with the first conductive pad array in that the conductive contacts of the integrated circuit chip may be advanced through the cross-slits within the substrate and electrically mounted via soldering to only the pads of the second set forming the second conductive pad array. Additionally, the flex circuit may be adapted to be usable in conjunction with a bare die device by eliminating the cross-slits and electrically connecting the pads of the first set forming the first conductive pad array to respective ones of the pads of the second set forming the second pad array through the use of vias.
These, as well as other features of the present invention, will become more apparent upon reference to the drawings wherein:
Referring now to the drawings wherein the showings are for purposes of illustrating a preferred embodiment of the present invention only, and not for purposes of limiting the same,
Disposed on the top surface 16 of the substrate 14 is a first conductive pad array 24, while disposed on the bottom surface 18 is a second conductive pad array 26. The first and second conductive pad arrays 24, 26 are located upon a central portion 28 of the substrate 14 and extend between the longitudinal peripheral edge segments 20 in spaced relation to the lateral peripheral edge segments 22. 20 Also disposed on the bottom surface 18 of the substrate 14 on opposite sides of the second conductive pad array 26 is a third conductive pad array 30 and a fourth conductive pad array 32. The third and fourth conductive pad arrays 30, 32 are located upon respective ones of an opposed pair of end portions 34 of the substrate 14 and extend between the longitudinal peripheral edge segments 20 along respective ones of the lateral peripheral edge segments 22. The third and fourth conductive pad arrays 30, 32 are each electrically connected to the second conductive pad array 26 in a manner which will be described in more detail below.
In the chip package 10, the first conductive pad array 24 preferably comprises a first set of pads 36, with the second conductive pad array 26 preferably comprising a second set of pads 38 which are arranged in an identical pattern to the first set of pads 36 such that the pads 36 of the first set are aligned (i.e., in registry with) respective ones of the pads 38 of the second set. Similarly, the third conductive pad array 30 comprises a third set of pads 40, with the fourth conductive pad array 32 comprising a fourth set of pads 42. The third and fourth sets of pads 40, 42 are preferably arranged on the bottom surface 18 of the substrate 14 in patterns which are mirror images to each other. The pads 40, 42 of the third and fourth sets are electrically connected to respective ones of the pads 38 of the second set through the use of conductive tracings 44.
The pads 36, 38, 40, 42 of the first through fourth sets and conductive tracings 44 are preferably fabricated from very thin copper having a thickness in the range of from about 5 microns to about 25 microns through the use of conventional etching techniques. Advantageously, the use of the thin copper for pads 36, 38, 40, 42 and conductive tracings 44 allows for etching line widths and spacings down to a pitch of about 4 mils which substantially increases the routing density on the flex circuit 12. The pads 36, 38, 40, 42 and conductive tracings 44 collectively define a conductive pattern of the flex circuit 12. As seen in
Referring now to
As best seen in
As is most apparent from
In addition to the end portions 34 of the substrate 14 being adhesively secured to the top surface 52 of the body 50 of the integrated circuit chip 48, the conductive contacts 60 of the integrated circuit chip 48 are preferably soldered to respective ones of the pads 38 of the second set. To facilitate such soldering, each of the conductive contacts 60 may be pre-coated with solder paste or flux prior to the placement of the integrated circuit chip 48 upon the first conductive pad array 24, with the application of heat to the chip package 10 subsequent to the flex circuit 12 being wrapped about the integrated circuit chip 48 effectuating the soldering of the conductive contacts 60 to the second set of pads 38, and hence the conductive pattern of the flex circuit 12.
As is apparent from the aforementioned discussion regarding the structural attributes of the chip package 10, the preferred method of assembling the same comprises the initial step of fabricating the flex circuit 12 to include a desired conductive pattern thereon. The integrated circuit chip 48 is then positioned upon the first conductive pad array 24 in the above-described manner, with sufficient pressure being applied to the body 50 of the integrated circuit chip 48 as is needed to facilitate the advancement of the conductive contacts 60 thereof through the cross-slits 46 so as to protrude from the pads 38 of the second set. As indicated above, the conductive contacts 60 of the integrated circuit chip 48 are preferably pre-coated with solder paste or flux. Thereafter, the substrate 14 of the flex circuit 12 is tightly wrapped about the body 50 of the integrated circuit chip 48 in the above-described manner, with the end portions 34 of the substrate 14 then being adhesively secured to the top surface 52 of the body 50 to facilitate the formation of the fifth conductive pad array 62 which extends over the top surface 52 of the body 50. As will be recognized, the second conductive pad array 26 extends over the bottom surface 54 of the body 50, as does the first conductive pad array 24. However, only the second and fifth conductive pad arrays 26, 62 are exposed due to the manner in which the substrate 14 is wrapped about the integrated circuit chip 48. As will be discussed in more detail below, heat is typically not applied to the chip package 10 until the same is incorporated into a chip stack including at least one additional chip package 10.
Referring now to
Advantageously, the engagement between the exposed portions of the conductive contacts 60 of one chip package 10 and the third and fourth sets of pads 40, 42 of the fifth conductive pad array 62 of another chip package 10 performs a self-aligning function during the soldering process, thus simply requiring that the longitudinal and lateral edges of the chip packages 10 in the chip stack 68 be aligned with each other prior to the application of heat thereto. Though not shown, the chip packages 10 in the chip stack 68 will typically be clamped to one another prior to the application of heat thereto for purposes of maintaining the longitudinal and lateral edges of the chip packages 10 in proper registry. Such clamping may be facilitated through the use of a clip which is secured to the flex circuits 12 of the uppermost and lowermost chip packages 10 within the chip stack 68. If the chip packages 10 within the chip stack 68 are provided with the heat sinks 66 as shown in
Those of ordinary skill in the art will recognize that the flex circuit 12 of the chip package 10 need not necessarily be provided with the first conductive pad array 24 in that the conductive contacts 60 of the integrated circuit chip 48 may be advanced through the cross-slits 46 within the substrate 14 and electrically mounted via soldering to only the pads 38 of the second set forming the second conductive pad array 26. Additionally, the flex circuit 12 may be adapted to be usable in conjunction with a bare die device by eliminating the cross-slits 46 and electrically connecting the pads 36 of the first set forming the first conductive pad array 24 to respective ones of the pads 38 of the second set forming the second conductive pad array 34 through the use of vias.
Additional modifications and improvements of the present invention may also be apparent to those of ordinary skill in the art. Thus, the particular combination of parts and steps described and illustrated herein is intended to represent only one embodiment of the present invention, and is not intended to serve as limitations of alternative devices within the spirit and scope of the invention.
Patent | Priority | Assignee | Title |
10306766, | Aug 27 2015 | BOE TECHNOLOGY GROUP CO , LTD | Flexible display panel and method of manufacturing the same, and flexible display apparatus |
Patent | Priority | Assignee | Title |
3411122, | |||
3436604, | |||
3654394, | |||
3746934, | |||
3766439, | |||
3772776, | |||
3983547, | Jun 27 1974 | International Business Machines - IBM | Three-dimensional bubble device |
4079511, | Jul 30 1976 | AMP Incorporated | Method for packaging hermetically sealed integrated circuit chips on lead frames |
4288841, | Sep 20 1979 | Bell Telephone Laboratories, Incorporated | Double cavity semiconductor chip carrier |
4406508, | Jul 02 1981 | Thomas & Betts Corporation | Dual-in-line package assembly |
4466183, | May 03 1982 | National Semiconductor Corporation | Integrated circuit packaging process |
4513368, | May 22 1981 | DATA GENERAL CORPORATION, A CORP OF DE | Digital data processing system having object-based logical memory addressing and self-structuring modular memory |
4587596, | Apr 09 1984 | AMP Incorporated | High density mother/daughter circuit board connector |
4645944, | Sep 05 1983 | Matsushita Electric Industrial Co., Ltd. | MOS register for selecting among various data inputs |
4696525, | Dec 13 1985 | AMP Incorporated | Socket for stacking integrated circuit packages |
4712129, | Dec 12 1983 | Texas Instruments Incorporated | Integrated circuit device with textured bar cover |
4722691, | Feb 03 1986 | GENERAL MOTORS CORPORATION, DETROIT, MI , A CORP OF DE | Header assembly for a printed circuit board |
4733461, | Dec 28 1984 | MICRO CO , LTD , 1-15, KITA-SHINJUKU, 1-CHOME, SHINJUKU-KU, TOKYO 160 JAPAN | Method of stacking printed circuit boards |
4758875, | Apr 30 1981 | Hitachi, Ltd.; Hitachi Chemical Co. Ltd. | Resin encapsulated semiconductor device |
4763188, | Aug 08 1986 | Packaging system for multiple semiconductor devices | |
4821007, | Feb 06 1987 | ANAREN MICROWAVE, INC | Strip line circuit component and method of manufacture |
4823234, | Aug 16 1985 | Dai-Ichi Seiko Co., Ltd. | Semiconductor device and its manufacture |
4833568, | Jan 29 1988 | TROVE TECHNOLOGY INCORPORATED, 7752 STEFFENSEN DRIVE, SALT LAKE CITY, UT 84121 A CORP OF UT | Three-dimensional circuit component assembly and method corresponding thereto |
4839717, | Dec 19 1986 | National Semiconductor Corporation | Ceramic package for high frequency semiconductor devices |
4862249, | Apr 17 1987 | XOC Devices, Inc. | Packaging system for stacking integrated circuits |
4891789, | Mar 03 1988 | Bull HN Information Systems, Inc.; HONEYWELL BULL INC , A CORP OF DE | Surface mounted multilayer memory printed circuit board |
4911643, | Oct 11 1988 | Beta Phase, Inc. | High density and high signal integrity connector |
4953060, | May 05 1989 | NCR Corporation | Stackable integrated circuit chip package with improved heat removal |
4956694, | Nov 04 1988 | TWILIGHT TECHNOLOGY, INC | Integrated circuit chip stacking |
4983533, | Oct 28 1987 | APROLASE DEVELOPMENT CO , LLC | High-density electronic modules - process and product |
4985703, | Feb 03 1988 | NEC Electronics Corporation | Analog multiplexer |
5012323, | Nov 20 1989 | Micron Technology, Inc. | Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe |
5016138, | Oct 27 1987 | Three dimensional integrated circuit package | |
5034350, | Sep 23 1987 | SGS Thomson Microelectronics S.r.l. | Semiconductor device package with dies mounted on both sides of the central pad of a metal frame |
5041015, | Mar 30 1990 | CAL FLEX, INC | Electrical jumper assembly |
5041902, | Dec 14 1989 | Motorola, Inc. | Molded electronic package with compression structures |
5057903, | Jul 17 1989 | Microelectronics and Computer Technology Corporation | Thermal heat sink encapsulated integrated circuit |
5064782, | Apr 17 1989 | Sumitomo Electric Industries, Ltd. | Method of adhesively and hermetically sealing a semiconductor package lid by scrubbing |
5068708, | Oct 02 1989 | Advanced Micro Devices, Inc. | Ground plane for plastic encapsulated integrated circuit die packages |
5081067, | Feb 10 1989 | Fujitsu Microelectronics Limited | Ceramic package type semiconductor device and method of assembling the same |
5099393, | Mar 25 1991 | International Business Machines Corporation | Electronic package for high density applications |
5104820, | Jul 07 1989 | APROLASE DEVELOPMENT CO , LLC | Method of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting |
5117282, | Oct 29 1990 | Intersil Corporation | Stacked configuration for integrated circuit devices |
5122862, | Mar 15 1989 | NGK Insulators, Ltd. | Ceramic lid for sealing semiconductor element and method of manufacturing the same |
5138430, | Jun 06 1991 | International Business Machines Corporation | High performance versatile thermally enhanced IC chip mounting |
5138434, | Jan 22 1991 | Micron Technology, Inc. | Packaging for semiconductor logic devices |
5158912, | Apr 09 1991 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Integral heatsink semiconductor package |
5159434, | Feb 01 1990 | Hitachi, Ltd. | Semiconductor device having a particular chip pad structure |
5159535, | Mar 11 1987 | International Business Machines Corporation | Method and apparatus for mounting a flexible film semiconductor chip carrier on a circuitized substrate |
5168926, | Sep 25 1991 | Intel Corporation | Heat sink design integrating interface material |
5198888, | Dec 28 1987 | Hitachi, Ltd.; Hitachi Tobu Semiconductor, Ltd. | Semiconductor stacked device |
5198965, | Dec 18 1991 | INTERNATIONAL BUSINESS MACHINES CORPORATION, A CORP OF NY | Free form packaging of specific functions within a computer system |
5214307, | Jul 08 1991 | Micron Technology, Inc. | Lead frame for semiconductor devices having improved adhesive bond line control |
5219794, | Mar 14 1991 | Renesas Electronics Corporation | Semiconductor integrated circuit device and method of fabricating same |
5222014, | Mar 02 1992 | Freescale Semiconductor, Inc | Three-dimensional multi-chip pad array carrier |
5224023, | Feb 10 1992 | Foldable electronic assembly module | |
5229916, | Mar 04 1992 | International Business Machines Corporation; INTERNATIONAL BUSINESS MACHINES CORPORATION, A CORP OF NY | Chip edge interconnect overlay element |
5239198, | Sep 06 1989 | Freescale Semiconductor, Inc | Overmolded semiconductor device having solder ball and edge lead connective structure |
5240588, | Aug 27 1991 | NEC Corporation | Method for electroplating the lead pins of a semiconductor device pin grid array package |
5241454, | Jan 22 1992 | International Business Machines Corporation | Mutlilayered flexible circuit package |
5243133, | Feb 18 1992 | International Business Machines, Inc. | Ceramic chip carrier with lead frame or edge clip |
5247423, | May 26 1992 | Freescale Semiconductor, Inc | Stacking three dimensional leadless multi-chip module and method for making the same |
5252855, | Oct 25 1990 | Mitsubishi Denki Kabushiki Kaisha | Lead frame having an anodic oxide film coating |
5252857, | Aug 05 1991 | International Business Machines Corporation | Stacked DCA memory chips |
5259770, | Mar 19 1992 | AMP Incorporated | Impedance controlled elastomeric connector |
5261068, | May 25 1990 | Dell USA L P | Dual path memory retrieval system for an interleaved dynamic RAM memory unit |
5262927, | Feb 07 1992 | Bell Semiconductor, LLC | Partially-molded, PCB chip carrier package |
5276418, | Nov 16 1988 | TEMIC AUTOMOTIVE OF NORTH AMERICA, INC | Flexible substrate electronic assembly |
5281852, | Dec 10 1991 | Semiconductor device including stacked die | |
5289062, | Mar 18 1991 | Integrated Device Technology, inc | Fast transmission gate switch |
5313097, | Nov 16 1992 | International Business Machines, Corp. | High density memory module |
5347428, | Dec 03 1992 | TALON RESEARCH, LLC | Module comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip |
5357478, | Oct 05 1990 | Renesas Electronics Corporation | Semiconductor integrated circuit device including a plurality of cell array blocks |
5361228, | Apr 30 1992 | FUJIFILM Corporation | IC memory card system having a common data and address bus |
5375041, | Dec 02 1992 | Intel Corporation | Ra-tab array bump tab tape based I.C. package |
5386341, | Nov 01 1993 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape |
5394303, | Sep 11 1992 | Kabushiki Kaisha Toshiba | Semiconductor device |
5397916, | Dec 10 1991 | Semiconductor device including stacked die | |
5428190, | Jul 02 1993 | NORTHFIELD ACQUISITION CO | Rigid-flex board with anisotropic interconnect and method of manufacture |
5438224, | Apr 23 1992 | Motorola, Inc. | Integrated circuit package having a face-to-face IC chip arrangement |
5448511, | Jun 01 1994 | Storage Technology Corporation | Memory stack with an integrated interconnect and mounting structure |
5477082, | Jan 11 1994 | SAMSUNG ELECTRONICS CO , LTD | Bi-planar multi-chip module |
5484959, | Dec 11 1992 | OVID DATA CO LLC | High density lead-on-package fabrication method and apparatus |
5502333, | Mar 30 1994 | GLOBALFOUNDRIES Inc | Semiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit |
5514907, | Mar 21 1995 | Simple Technology Incorporated | Apparatus for stacking semiconductor chips |
5523619, | Nov 03 1993 | International Business Machines Corporation | High density memory structure |
5523695, | Aug 26 1994 | VLSI Technology, Inc. | Universal test socket for exposing the active surface of an integrated circuit in a die-down package |
5572065, | Jun 26 1992 | OVID DATA CO LLC | Hermetically sealed ceramic integrated circuit heat dissipating package |
5588205, | Jan 24 1995 | STAKTEK GROUP L P | Method of manufacturing a high density integrated circuit module having complex electrical interconnect rails |
5594275, | Nov 18 1993 | SAMSUG ELECTRONICS CO , LTD | J-leaded semiconductor package having a plurality of stacked ball grid array packages |
5612570, | Apr 13 1995 | OVID DATA CO LLC | Chip stack and method of making same |
5631193, | Dec 11 1992 | STAKTEK GROUP L P | High density lead-on-package fabrication method |
5642055, | Feb 14 1990 | NANOPIERCE TECHNOLOGIES, INC | Electrical interconnect using particle enhanced joining of metal surfaces |
5646446, | Dec 22 1995 | Fairchild Space and Defense Corporation | Three-dimensional flexible assembly of integrated circuits |
5654877, | Aug 15 1991 | OVID DATA CO LLC | Lead-on-chip integrated circuit apparatus |
5657537, | May 30 1995 | General Electric Company | Method for fabricating a stack of two dimensional circuit modules |
5677569, | Oct 27 1994 | SAMSUNG ELECTRONICS CO , LTD | Semiconductor multi-package stack |
5729894, | Jul 21 1992 | Bell Semiconductor, LLC | Method of assembling ball bump grid array semiconductor packages |
5744827, | Nov 28 1995 | SAMSUNG ELECTRONICS CO , LTD | Three dimensional stack package device having exposed coupling lead portions and vertical interconnection elements |
5751553, | Sep 16 1992 | Thin multichip module including a connector frame socket having first and second apertures | |
5763296, | Nov 21 1991 | SGS-Thomson Microelectronics S.r.l. | Method for fabricating an electronic device structure with studs locating lead frame on backing plate |
5764497, | Nov 13 1995 | Minolta Co, Ltd. | Circuit board connection method and connection structure |
5776797, | Dec 22 1995 | Fairchild Space and Defense Corporation | Three-dimensional flexible assembly of integrated circuits |
5778522, | May 20 1996 | TAMIRAS PER PTE LTD , LLC | Method of manufacturing a high density integrated circuit module with complex electrical interconnect rails having electrical interconnect strain relief |
5778552, | May 08 1995 | Renishaw PLC | Touch sensor |
5783464, | Jan 30 1995 | OVID DATA CO LLC | Method of forming a hermetically sealed circuit lead-on package |
5789815, | Apr 23 1996 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Three dimensional semiconductor package having flexible appendages |
5801439, | Apr 20 1994 | Fujitsu Limited | Semiconductor device and semiconductor device unit for a stack arrangement |
5804870, | Jun 26 1992 | TAMIRAS PER PTE LTD , LLC | Hermetically sealed integrated circuit lead-on package configuration |
5805422, | Sep 21 1994 | NEC Corporation | Semiconductor package with flexible board and method of fabricating the same |
5835988, | Mar 27 1996 | Mitsubishi Denki Kabushiki Kaisha | Packed semiconductor device with wrap around external leads |
5841721, | Sep 03 1994 | Samsung Electronics Co., Ltd | Multi-block erase and verification circuit in a nonvolatile semiconductor memory device and a method thereof |
5869353, | Nov 17 1997 | HANGER SOLUTIONS, LLC | Modular panel stacking process |
5895970, | May 02 1997 | NEC Corporation | Semiconductor package having semiconductor element, mounting structure of semiconductor package mounted on circuit board, and method of assembling semiconductor package |
5899705, | Nov 20 1997 | Round Rock Research, LLC | Stacked leads-over chip multi-chip module |
5917709, | Jun 16 1997 | Eastman Kodak Company | Multiple circuit board assembly having an interconnect mechanism that includes a flex connector |
5922061, | Oct 20 1995 | IQ NETSOLUTIONS CA, INC | Methods and apparatus for implementing high speed data communications |
5925934, | Oct 28 1995 | Institute of Microelectronics | Low cost and highly reliable chip-sized package |
5926369, | Jan 22 1998 | International Business Machines Corporation | Vertically integrated multi-chip circuit package with heat-sink support |
5949657, | Dec 01 1997 | Bottom or top jumpered foldable electronic assembly | |
5950304, | Apr 28 1993 | Tessera, Inc. | Methods of making semiconductor chip assemblies |
5953215, | Dec 01 1997 | FOOTHILLS IP LLC | Apparatus and method for improving computer memory speed and capacity |
5959839, | Jan 02 1997 | HANGER SOLUTIONS, LLC | Apparatus for heat removal using a flexible backplane |
5963427, | Dec 11 1997 | Oracle America, Inc | Multi-chip module with flexible circuit board |
5973395, | Apr 30 1996 | Yamaichi Electronics Co., Ltd.; YAMAICHI ELECTRONICS CO , LTD | IC package having a single wiring sheet with a lead pattern disposed thereon |
5995370, | Sep 01 1997 | Sharp Kabushiki Kaisha | Heat-sinking arrangement for circuit elements |
6002167, | Sep 22 1995 | Hitachi Cable, LTD | Semiconductor device having lead on chip structure |
6002589, | Jul 21 1997 | Rambus Inc | Integrated circuit package for coupling to a printed circuit board |
6014316, | Jun 13 1997 | NYTELL SOFTWARE LLC | IC stack utilizing BGA contacts |
6028352, | Jun 13 1997 | NYTELL SOFTWARE LLC | IC stack utilizing secondary leadframes |
6028365, | Mar 30 1998 | Round Rock Research, LLC | Integrated circuit package and method of fabrication |
6034878, | Dec 16 1996 | Hitachi, LTD | Source-clock-synchronized memory system and memory unit |
6040624, | Oct 02 1997 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Semiconductor device package and method |
6072233, | May 04 1998 | Round Rock Research, LLC | Stackable ball grid array package |
6084293, | Jul 25 1997 | Oki Electric Industry Co., Ltd. | Stacked semiconductor device |
6084294, | Aug 26 1998 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device comprising stacked semiconductor elements |
6097087, | Oct 31 1997 | Round Rock Research, LLC | Semiconductor package including flex circuit, interconnects and dense array external contacts |
6121676, | Dec 13 1996 | Tessera, Inc | Stacked microelectronic assembly and method therefor |
6157541, | Dec 30 1997 | Longitude Licensing Limited | Stack arrangement for two semiconductor memory chips and printed board for accepting a plurality of such stack arrangements |
6165817, | Mar 30 1998 | Round Rock Research, LLC | Method of bonding a flexible polymer tape to a substrate to reduce stresses on the electrical connections |
6172874, | Apr 06 1998 | Hewlett Packard Enterprise Development LP | System for stacking of integrated circuit packages |
6178093, | Jun 28 1996 | International Business Machines Corporation | Information handling system with circuit assembly having holes filled with filler material |
6187652, | Sep 14 1998 | Fujitsu Limited | Method of fabrication of multiple-layer high density substrate |
6205654, | Dec 11 1992 | OVID DATA CO LLC | Method of manufacturing a surface mount package |
6208521, | May 19 1997 | Nitto Denko Corporation | Film carrier and laminate type mounting structure using same |
6222737, | Apr 23 1999 | HANGER SOLUTIONS, LLC | Universal package and method of forming the same |
6225688, | Dec 11 1997 | TESSERA, INC , A CORPORATION OF DELAWARE | Stacked microelectronic assembly and method therefor |
6233650, | Apr 01 1998 | Intel Corporation | Using FET switches for large memory arrays |
6234820, | Jul 21 1997 | Rambus, Inc | Method and apparatus for joining printed circuit boards |
6262895, | Jan 13 2000 | TAMIRAS PER PTE LTD , LLC | Stackable chip package with flex carrier |
6265660, | Jul 09 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Package stack via bottom leaded plastic (BLP) packaging |
6266252, | Dec 01 1997 | FOOTHILLS IP LLC | Apparatus and method for terminating a computer memory bus |
6281577, | Jun 28 1996 | PAC Tech - Packaging Technologies GmbH | Chips arranged in plurality of planes and electrically connected to one another |
6285560, | Sep 20 1999 | Texas Instruments Incorporated | Method for increasing device reliability by selectively depopulating solder balls from a foot print of a ball grid array (BGA) package, and device so modified |
6288907, | May 20 1996 | TAMIRAS PER PTE LTD , LLC | High density integrated circuit module with complex electrical interconnect rails having electrical interconnect strain relief |
6300679, | Jun 01 1998 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Flexible substrate for packaging a semiconductor component |
6303981, | Sep 01 1999 | Micron Technology, Inc. | Semiconductor package having stacked dice and leadframes and method of fabrication |
6310392, | Dec 28 1998 | HANGER SOLUTIONS, LLC | Stacked micro ball grid array packages |
6313998, | Apr 02 1999 | Legacy Electronics, Inc | Circuit board assembly having a three dimensional array of integrated circuit packages |
6316825, | May 15 1998 | Hyundai Electronics Industries Co., Ltd. | Chip stack package utilizing a connecting hole to improve electrical connection between leadframes |
6323060, | May 05 1999 | TAMIRAS PER PTE LTD , LLC | Stackable flex circuit IC package and method of making same |
6329708, | Apr 26 1999 | OKI SEMICONDUCTOR CO , LTD | Micro ball grid array semiconductor device and semiconductor module |
6336262, | Oct 31 1996 | International Business Machines Corporation | Process of forming a capacitor with multi-level interconnection technology |
6351029, | May 05 1999 | TAMIRAS PER PTE LTD , LLC | Stackable flex circuit chip package and method of making same |
6360433, | Apr 23 1999 | HANGER SOLUTIONS, LLC | Universal package and method of forming the same |
6368896, | Oct 31 1997 | Round Rock Research, LLC | Method of wafer level chip scale packaging |
6376769, | May 18 1999 | Amerasia International Technology, Inc. | High-density electronic package, and method for making same |
6392162, | Nov 10 2000 | Double-sided flexible jumper assembly and method of manufacture | |
6410857, | Mar 01 2001 | Lockheed Martin Corporation | Signal cross-over interconnect for a double-sided circuit card assembly |
6426240, | May 05 1999 | TAMIRAS PER PTE LTD , LLC | Stackable flex circuit chip package and method of making same |
6426549, | May 05 1999 | TAMIRAS PER PTE LTD , LLC | Stackable flex circuit IC package and method of making same |
6426560, | Aug 06 1999 | Hitachi, Ltd.; Hitachi ULSI Systems Co., Ltd.; Hitachi Tohbu Semiconductor, Ltd. | Semiconductor device and memory module |
6433418, | Jul 24 1998 | SOCIONEXT INC | Apparatus for a vertically accumulable semiconductor device with external leads secured by a positioning mechanism |
6444490, | Jun 26 1998 | GLOBALFOUNDRIES Inc | Micro-flex technology in semiconductor packages |
6444921, | Feb 03 2000 | Fujitsu Limited | Reduced stress and zero stress interposers for integrated-circuit chips, multichip substrates, and the like |
6446158, | May 17 1999 | FOOTHILLS IP LLC | Memory system using FET switches to select memory banks |
6449159, | May 03 2000 | Rambus Inc. | Semiconductor module with imbedded heat spreader |
6452826, | Oct 26 2000 | Samsung Electronics Co., Ltd. | Memory module system |
6462412, | Jan 18 2000 | Sony Corporation | Foldable, flexible laminate type semiconductor apparatus with reinforcing and heat-radiating plates |
6465877, | Oct 31 1997 | Round Rock Research, LLC | Semiconductor package including flex circuit, interconnects and dense array external contacts |
6465893, | Sep 24 1990 | Tessera, Inc. | Stacked chip assembly |
6473308, | Jan 13 2000 | TAMIRAS PER PTE LTD , LLC | Stackable chip package with flex carrier |
6486544, | Sep 09 1998 | Seiko Epson Corporation | Semiconductor device and method manufacturing the same, circuit board, and electronic instrument |
6489178, | Jan 26 2000 | Texas Instruments Incorporated | Method of fabricating a molded package for micromechanical devices |
6489687, | Oct 01 1999 | Seiko Epson Corporation | Semiconductor device and method of manufacturing the same, manufacturing device, circuit board, and electronic equipment |
6492718, | Dec 20 1999 | Kabushiki Kaisha Toshiba | Stacked semiconductor device and semiconductor system |
6509639, | Jul 27 2001 | Three-dimensional stacked semiconductor package | |
6514793, | May 05 1999 | TAMIRAS PER PTE LTD , LLC | Stackable flex circuit IC package and method of making same |
6528870, | Jan 28 2000 | Kabushiki Kaisha Toshiba | Semiconductor device having a plurality of stacked wiring boards |
6552910, | Jun 28 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Stacked-die assemblies with a plurality of microelectronic devices and methods of manufacture |
6560117, | Jun 28 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Packaged microelectronic die assemblies and methods of manufacture |
6572387, | Sep 24 1999 | TAMIRAS PER PTE LTD , LLC | Flexible circuit connector for stacked chip module |
6576992, | Oct 26 2001 | TAMIRAS PER PTE LTD , LLC | Chip scale stacking system and method |
6588095, | Apr 27 2001 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Method of processing a device by electrophoresis coating |
6590282, | Apr 12 2002 | Industrial Technology Research Institute | Stacked semiconductor package formed on a substrate and method for fabrication |
6600222, | Jul 17 2002 | Intel Corporation | Stacked microelectronic packages |
6614664, | Oct 24 2000 | Samsung Electronics Co., Ltd. | Memory module having series-connected printed circuit boards |
6620651, | Oct 23 2001 | HENKEL AG & CO KGAA | Adhesive wafers for die attach application |
6627984, | Jul 24 2001 | M-RED INC | Chip stack with differing chip package types |
6657134, | Nov 30 2001 | Honeywell International Inc. | Stacked ball grid array |
6660561, | Jun 15 2000 | ENTORIAN TECHNOLOGIES L P | Method of assembling a stackable integrated circuit chip |
6677670, | Apr 25 2000 | Seiko Epson Corporation | Semiconductor device |
6683377, | May 30 2000 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Multi-stacked memory package |
6690584, | Aug 14 2000 | Fujitsu Limited | Information-processing device having a crossbar-board connected to back panels on different sides |
6699730, | Dec 13 1996 | Tessers, Inc. | Stacked microelectronic assembly and method therefor |
6707684, | Apr 02 2001 | GLOBALFOUNDRIES U S INC | Method and apparatus for direct connection between two integrated circuits via a connector |
6709893, | May 11 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Interconnections for a semiconductor device and method for forming same |
6768660, | Jan 08 2001 | Samsung Electronics Co. Ltd. | Multi-chip memory devices and modules including independent control of memory chips |
6781240, | Jun 26 2001 | Samsung Electronics Co., Ltd. | Semiconductor package with semiconductor chips stacked therein and method of making the package |
6803651, | Jan 09 2002 | Bridge Semiconductor Corporation | Optoelectronic semiconductor package device |
6812567, | Nov 28 2002 | Samsung Electronics Co., Ltd. | Semiconductor package and package stack made thereof |
6833984, | May 03 2000 | Rambus, Inc.; Rambus, Inc | Semiconductor module with serial bus connection to multiple dies |
6849949, | Sep 27 1999 | Samsung Electronics Co., Ltd. | Thin stacked package |
6876074, | Oct 10 2001 | Samsung Electronics Co., Ltd. | Stack package using flexible double wiring substrate |
6884653, | Mar 21 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Folded interposer |
6891729, | Sep 10 2001 | Samsung Electronics Co., Ltd. | Memory module |
6908792, | Jul 24 2001 | M-RED INC | Chip stack with differing chip package types |
6914324, | Oct 26 2001 | TAMIRAS PER PTE LTD , LLC | Memory expansion and chip scale stacking system and method |
6919626, | Dec 11 1992 | OVID DATA CO LLC | High density integrated circuit module |
20010006252, | |||
20010013423, | |||
20010015487, | |||
20010035572, | |||
20010040793, | |||
20020006032, | |||
20020030995, | |||
20020048849, | |||
20020076919, | |||
20020101261, | |||
20020139577, | |||
20020164838, | |||
20020180022, | |||
20030016710, | |||
20030045025, | |||
20030049886, | |||
20030081392, | |||
20030107118, | |||
20030109078, | |||
20030168725, | |||
20040000708, | |||
20040021211, | |||
20040031972, | |||
20040045159, | |||
20040065963, | |||
20040075991, | |||
20040099938, | |||
20040104470, | |||
20040115866, | |||
20040150107, | |||
20040157352, | |||
20040203190, | |||
20040217461, | |||
20040217471, | |||
20040238931, | |||
20040245617, | |||
20050018495, | |||
20050035440, | |||
20050040508, | |||
20050133897, | |||
DE4214102, | |||
DE4215467, | |||
EP426303, | |||
JP2000307029, | |||
JP2001077294, | |||
JP2001085592, | |||
JP2001332683, | |||
JP2003037246, | |||
JP2003086760, | |||
JP2003086761, | |||
JP2003309246, | |||
JP2003309247, | |||
JP2003347475, | |||
JP2003347503, | |||
JP359088863, | |||
JP3641047659, | |||
JP4209562, | |||
JP44368167, | |||
JP5029534, | |||
JP60254762, | |||
JP62230027, | |||
JP63153849, | |||
RE36916, | Apr 22 1998 | HGST TECHNOLOGIES SANTA ANA, INC | Apparatus for stacking semiconductor chips |
WO3037053, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 07 2000 | FORTHUN, JOHN A | DENSE-PAC MICROSYSTEMS, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029389 | /0548 | |
Aug 10 2001 | DENSE-PAC MICROSYSTEMS, INC | DPAC Technologies Corp | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 029395 | /0945 | |
Jun 09 2004 | DPAC TECHNOLOGIES CORP FORMERLY KNOWN AS DENSE-PAC MICROSYSTEMS, INC | STAKTEK GROUP L P | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029412 | /0093 | |
Oct 26 2004 | Entorian Technologies, LP | (assignment on the face of the patent) | / | |||
Feb 29 2008 | STAKTEK GROUP, L P | ENTORIAN TECHNOLOGIES L P | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 029395 | /0958 | |
Jul 14 2010 | ENTORIAN TECHNOLOGIES L P | ENTORIAN GP LLC | MERGER SEE DOCUMENT FOR DETAILS | 029195 | /0048 | |
Jul 14 2010 | ENTORIAN GP LLC | ENTORIAN TECHNOLOGIES INC | MERGER SEE DOCUMENT FOR DETAILS | 029195 | /0114 | |
Oct 31 2012 | ENTORIAN TECHNOLOGIES INC | OVID DATA CO LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029389 | /0672 | |
Sep 03 2015 | OVID DATA CO LLC | TAMIRAS PER PTE LTD , LLC | MERGER SEE DOCUMENT FOR DETAILS | 037373 | /0481 |
Date | Maintenance Fee Events |
Apr 27 2010 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jan 11 2013 | ASPN: Payor Number Assigned. |
Mar 26 2014 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Dec 15 2012 | 4 years fee payment window open |
Jun 15 2013 | 6 months grace period start (w surcharge) |
Dec 15 2013 | patent expiry (for year 4) |
Dec 15 2015 | 2 years to revive unintentionally abandoned end. (for year 4) |
Dec 15 2016 | 8 years fee payment window open |
Jun 15 2017 | 6 months grace period start (w surcharge) |
Dec 15 2017 | patent expiry (for year 8) |
Dec 15 2019 | 2 years to revive unintentionally abandoned end. (for year 8) |
Dec 15 2020 | 12 years fee payment window open |
Jun 15 2021 | 6 months grace period start (w surcharge) |
Dec 15 2021 | patent expiry (for year 12) |
Dec 15 2023 | 2 years to revive unintentionally abandoned end. (for year 12) |