The present invention provides a bonding pad structure for integrated circuit devices which allows the active circuits to be placed under bonding pads of the device without affecting the performance of the active circuits. The bonding pad structure is composed of at least two metal layers overlying the active circuits so that the bonding pad may be subjected to thermal and mechanical stresses without damaging the underlying active circuits. The metal layer underlying the bonding pad is patterned and etched forming an array of openings in the metal that may take any shape, e.g. slots, grid, circles. The present invention enables a reduction in the chip area and eliminates the parasitic resistance due to long interconnection wires between bonding pads and active regions.
|
0. 49. A bonding pad structure comprising:
a substrate layer having an active circuit;
a bonding pad positioned directly over said active circuit;
an intermediary layer having a plurality of metal layers and a plurality of insulating layers directly over said active circuit, each one of said plurality of metal layers covered by one of said plurality of insulating layers, at least one of said plurality of metal layers containing an array of openings that form a grid and being in electrical and physical contact with said bonding pad through a via.
0. 40. A bonding pad structure comprising:
an active circuit;
a first insulating layer formed over said active circuit;
a plurality of metal layers directly over said active circuit, wherein said plurality of metal layers has an uppermost layer having an array of openings;
a second insulation layer formed over said uppermost metal layer;
a bonding pad formed directly over said active circuit and said array of openings; and
a via formed in said second insulating layer physically connecting said bonding pad and said uppermost metal layer.
0. 53. A method for forming a bonding pad structure comprising the steps of:
forming a plurality of metal layers directly over an active circuit, wherein said plurality of metal layers includes an uppermost metal layer having an array of openings;
forming a dielectric layer over said uppermost metal layer;
forming a via in said dielectric layer; and
forming a bonding pad that is electrically and physically connected to said uppermost metal layer by said via, said bonding pad positioned directly over said active circuit and said array of openings.
0. 32. A bonding pad structure over an active circuit of an integrated circuit device comprising:
a plurality of metal layers directly over said active circuit, wherein said plurality of metal layers has an uppermost metal layer having an array of openings directly over said active circuit;
a bonding pad positioned directly over said active circuit and said array of openings;
an insulating layer positioned between said uppermost metal layer and said bonding pad; and
a via formed in said insulating layer physically connecting said uppermost metal layer and said bonding pad.
1. A method for forming a bonding pad structure over an active circuit of an integrated circuit device, the method comprising the steps of:
depositing at least one conductive layer directly over said active circuit,
depositing a metal layer directly over said active circuit after depositing said at least one conductive layer;
patterning and etching said metal layer to form an array of openings in said metal layer;
depositing a dielectric layer over said metal layer and over said array of openings in said metal layer;
forming one or more vias in said dielectric layer; and
forming a bonding pad that directly over said active circuit and said array of openings in said metal layer, wherein said bonding pad is electrically and physically connected to said metal layer by said one or more vias.
13. A method for forming a bonding pad structure over an active circuit of an integrated circuit device, the method comprising the steps of:
depositing a plurality of metal layers directly over said active circuit, wherein said plurality of metal layers has an uppermost metal layer;
patterning and etching said uppermost metal layer to form an array of openings in said uppermost metal layer;
depositing a dielectric layer over said uppermost metal layer and over said array of openings in said uppermost metal layer;
forming one or more vias in said dielectric layer; and
forming a bonding pad that directly over said active circuit and said array of openings in said uppermost layer, wherein said bonding pad is electrically and physically connected to said uppermost metal layer by said one or more vias.
23. A method for forming a bonding pad structure over an active circuit of an integrated circuit device, the method comprising the steps of:
depositing a plurality of metal layers directly over said active circuit, wherein said plurality of metal layers has an uppermost metal layer;
patterning and etching said uppermost metal layer to form an array of openings in said uppermost metal layer;
depositing a dielectric layer over said uppermost metal layer and over said array of openings in said uppermost metal layer;
forming one or more vias in said dielectric layer; and
forming a bonding pad directly over said active circuit and said array of openings in said uppermost metal layer, wherein said bonding pad is connected to said active circuit and said uppermost metal layer by vias located along the edge of said bonding pad.
2. The method as described in
3. The method as described in
4. The method as described in
6. The method as described in
7. The method as described in
8. The method as described in
9. The method as described in
10. The method as described in
11. The method as described in
12. The method as described in
14. The method as described in
15. The method as described in
17. The method as described in
18. The method as described in
19. The method as described in
20. The method as described in
21. The method as described in
22. The method as described in
24. The method as described in
25. The method as described in
27. The method as described in
28. The method as described in
29. The method as described in
30. The method as described in
31. The method as described in
0. 33. The bonding pad structure of
0. 34. The bonding pad structure of
0. 35. The bonding pad structure of
0. 36. The bonding pad structure of
0. 37. The bonding pad structure of
0. 38. The bonding pad structure of
0. 39. The bonding pad structure of
0. 41. The bonding pad structure of
0. 42. The bonding pad structure of
0. 43. The bonding pad structure of
0. 44. The bonding pad structure of
0. 45. The bonding pad structure of
0. 46. The bonding pad structure of
0. 47. The bonding pad structure of
0. 48. The bonding pad structure of
0. 50. The bonding pad structure of
0. 51. The bonding pad structure of
0. 52. The bonding pad structure of
0. 54. The method of
0. 55. The method of
0. 56. The method of
0. 57. The method of
0. 58. The method of
0. 59. The method of
0. 60. The method of
0. 61. The method of
|
|||||||||||||||||||||||||
1. Field of the Invention
The present invention relates to the field of integrated circuit devices, and more specifically, to the design of a bonding pad structure for such devices.
2. Background Information
Integrated circuit chips (dice) are manufactured by fabricating a plurality of identical circuits on a semiconductor wafer, scribing the wafer between the circuits, and subsequently breaking apart the wafer into individual chips. The chips are then mounted on lead frames or substrates for packaging and wire bonded for chip external connections. The bonding wire connects the bonding pads on the chip with the lead frame. IC chips can be bonded using thermocompression or ultrasonic techniques. In thermocompression bonding, heat and pressure are applied to the pad and to the underlying substrate in order to achieve the bond. In ultrasonic bonding, sufficient energy is supplied by ultrasonic vibration to achieve the bond.
Active circuit elements, including transistors, resistors, capacitors, inductors, and the like, are generally located in the central portion of the semiconductor device, while bonding pads have been located around the periphery of the active region on the chip. Bonding pads are generally not located above the active circuits in order to protect the active circuit elements during bonding processes.
In many instances, it may be desirable to place active circuits beneath the bonding pads. For example, it may advantageous to place active circuits under bonding pads in order to decrease die area and to reduce parasitic resistance due to long interconnection wires between bonding pads and active regions. However, due to thermal and mechanical stresses occurring during the bonding process, the underlying circuits may become damaged. For example, as the wire and the die are heated during the process of connecting the wire to the bonding pad, the bonding wire is pressed onto the bonding pad. Additional energy may be supplied by ultrasonic vibration in order to form the bond. When pressure or vibration is exerted upon the bonding pad, the bonding pad can be perforated and the underlying circuits may crack which degrades device performance.
Therefore, what is needed is a method for fabricating a bonding pad structure which allows the placement of active circuits beneath a bonding pad, without damaging or otherwise affecting the performance of the active circuits, and a method that enables the manufacture of semiconductor devices with smaller die sizes.
A method for forming a bonding pad structure over an active circuit of an integrated circuit device is disclosed. A plurality of metal layers are deposited over the active circuit. The uppermost metal layer is patterned and etched to form an array of openings in the metal layer. A dielectric layer is deposited over the uppermost metal layer and over the array of openings in the metal layer. A bonding pad is formed over the dielectric layer.
Additional features and benefits of the present invention will become apparent from the detailed description, figures, and claims set forth below.
The present invention is illustrated by way of example and not limitation in the accompanying figures in which:
A method for placing active circuits beneath bonding pads of an IC device is disclosed. In the following description, numerous specific details are set forth such as specific materials, methods, etc., in order to provide a thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that these specific details may not be needed in order to practice the present invention. In other instances, well-known processing steps have not been described in detail in order to avoid unnecessarily obscuring the present invention.
The present invention is a method for forming a bonding pad structure for integrated circuit devices which allows active circuits to be placed under bonding pads of the device. The bonding pad of the present invention is able to protect the underlying active circuits from shear and compressive stresses occurring during bonding processes. Thus, the die area that would otherwise be reserved just for bonding pads can now be used for active circuits. Additionally, using the present invention, the bonding pads may not necessarily have to be located on the outer edge of the chip.
Referring to
Next, dielectric layer 30 is etched to form vias 40. Vias 40 provide for electrical coupling between active circuits 10 and bonding pad 50. In one embodiment of the present invention, vias 40 are formed on the edges of bonding pad 50. Bonding pad 50 is formed by depositing a metal layer over dielectric layer 30 such that the active circuits 10 are placed as much as possible in the center of the bonding pad 50.
In one embodiment of the present invention, there are several metal layers deposited over active circuits 10. As illustrated in
It should be noted that any of a number of materials may be used to form both the metal layers and the bonding pad. For example, aluminum, aluminum alloys, copper, copper alloys, gold, gold alloys, polysilicon, silicon alloys, or any combination thereof may be used to form the bonding pad and the underlying metal layers.
The bonding pad structure protects the underlying active circuits during the process of attaching the bonding wire onto the bonding pad. The bonding pad is subjected to mechanical shock as the bonding tool brings down the wire and exerts pressure or vibration on the bonding pad. Additionally, the bonding pad is subjected to heat in order to achieve a good quality bond.
Slotting the metal layer 20 underlying the bonding pad allows the metal to expand while subjected to mechanical and thermal stresses. In one embodiment of the present invention, the metal layer is etched, as illustrated in
One additional advantage of the present invention is that it allows the formation of IC devices with smaller die areas. Typically, a square bonding pad has dimensions of 85 microns to 125 microns. Additionally, prior art IC design rules do not allow the placing of any circuit within 25 microns of a bonding pad. Thus, if the bonding pads are placed on top of active circuits, the bonding pads placement is no longer restricted to just the edges of the die. According to the present invention, the bonding pads can be placed anywhere on the die area. Such a process will reduce the die area by the amount of the combined surface area of each bonding pad and the amount of space required by the design rules.
It should be noted that the method of the present invention may be practiced using many types of active circuits. For example, transistors, resistors, etc., or any combination of active circuits may be placed under the bonding pad structure, according to the present invention.
In one embodiment of the present invention, the bonding pad is formed over electrostatic discharge (ESD) protection circuits. ESD protection circuits protect active devices from destructive static charge build-up due to various transient charge sources such as human or machine handling of the IC chip during processing, assembly, and installation of the chip. The ESD structure would be placed directly underneath the bonding pad structure and approximately in the center of the bond pad area.
Thus, the present invention provides a bonding pad structure for integrated circuit devices which protects the underlying circuits from shear and compressive stresses during bonding processes. The present invention accomplishes a reduction in the chip area and eliminates the parasitic resistance due to long interconnection wires between bonding pads and active regions. Although certain specific embodiments have been described, various modifications and changes to the disclosed embodiments will be apparent to one of ordinary skill in the art upon reading this disclosure. Therefore, it is to be understood that the specifications and drawings are merely illustrative of and not restrictive on the broad invention, and that this invention is not limited to the specific embodiments shown and described.
Sabin, Gregory D., Gross, William J., Chang, Jung-Yueh
| Patent | Priority | Assignee | Title |
| Patent | Priority | Assignee | Title |
| 4723197, | Dec 16 1985 | National Semiconductor Corporation | Bonding pad interconnection structure |
| 4949150, | Apr 07 1986 | Exar Corporation | Programmable bonding pad with sandwiched silicon oxide and silicon nitride layers |
| 5084752, | Oct 17 1989 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having bonding pad comprising buffer layer |
| 5357672, | Aug 13 1993 | LSI Logic Corporation | Method and system for fabricating IC packages from laminated boards and heat spreader |
| 5719448, | Mar 07 1989 | Seiko Epson Corporation | Bonding pad structures for semiconductor integrated circuits |
| 5734200, | Sep 30 1994 | United Microelectronics Corporation | Polycide bonding pad structure |
| 5821587, | Jun 24 1996 | Hyundai Electronics Industries Co., LTD | Field effect transistors provided with ESD circuit |
| 5869869, | Jan 31 1996 | Bell Semiconductor, LLC | Microelectronic device with thin film electrostatic discharge protection structure |
| 5986343, | May 04 1998 | Bell Semiconductor, LLC | Bond pad design for integrated circuits |
| 6025631, | Apr 20 1996 | Winbond Electronics Corp. | Electrostatic discharge (ESD) protective device for integrated circuit packages with no-connect pins |
| 6031293, | Apr 26 1999 | United Microelectronics Corporation | Package-free bonding pad structure |
| 6043144, | May 25 1998 | United Microelectronics Corp. | Bonding-pad structure for integrated circuit and method of fabricating the same |
| 6054334, | Sep 12 1997 | Round Rock Research, LLC | Methods and structures for pad reconfiguration to allow intermediate testing during manufacture of an integrated circuit |
| 6146985, | Nov 30 1995 | Advanced Micro Devices, Inc. | Low capacitance interconnection |
| 6147857, | Oct 07 1997 | E. R., W. | Optional on chip power supply bypass capacitor |
| 6150725, | Feb 27 1997 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Semiconductor devices with means to reduce contamination |
| 6313537, | Dec 09 1997 | Samsung Electronics Co., Ltd. | Semiconductor device having multi-layered pad and a manufacturing method thereof |
| 6476459, | Jul 15 1998 | SAMSUNG ELECTRONICS CO , LTD | Semiconductor integrated circuit device with capacitor formed under bonding pad |
| 6794752, | Jun 05 1998 | United Microelectronics Corp. | Bonding pad structure |
| 6798035, | Jun 20 2003 | Bell Semiconductor, LLC | Bonding pad for low k dielectric |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| May 05 2006 | Intel Corporation | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Sep 21 2011 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Oct 28 2015 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| May 25 2013 | 4 years fee payment window open |
| Nov 25 2013 | 6 months grace period start (w surcharge) |
| May 25 2014 | patent expiry (for year 4) |
| May 25 2016 | 2 years to revive unintentionally abandoned end. (for year 4) |
| May 25 2017 | 8 years fee payment window open |
| Nov 25 2017 | 6 months grace period start (w surcharge) |
| May 25 2018 | patent expiry (for year 8) |
| May 25 2020 | 2 years to revive unintentionally abandoned end. (for year 8) |
| May 25 2021 | 12 years fee payment window open |
| Nov 25 2021 | 6 months grace period start (w surcharge) |
| May 25 2022 | patent expiry (for year 12) |
| May 25 2024 | 2 years to revive unintentionally abandoned end. (for year 12) |