An improved extended cardbus/PC card controller (20) incorporating proprietary Split-Bridge™ high speed serial communication technology for interconnecting a conventional parallel system bus via a high speed serial link with a remote peripheral device. The extend cardbus/PC card controller is adapted to interface the parallel system bus, which may be PCI, PCMCIA, integrated, or some other parallel I/O bus architecture, with peripheral devices via PC cards, and now optionally via a high speed serial link using the proprietary serial Split-Bridge™ technology. The serial Split-Bridge™ technology provides real time interconnection between the parallel system bus and the remote device which may also be based on a parallel system data bus architecture, over a serial link, which serial link appears to be transparent between the buses and thus facilitates high speed data transfer exceeding data rates of 1.0 GigaHertz.
|
0. 31. An interface, comprising:
first electronics configured to interface parallel data from a parallel data bus to a first bus; and
second electronics configured to interface said parallel data from said parallel data bus into serial data and configured to interface with a second remote bus, said second electronics configured to add tag data indicative of a transaction type to the serial data.
0. 23. A method of interfacing parallel data on a parallel system bus to a first bus and a second remote bus, comprising:
a) converting a first portion of the parallel data on the parallel system bus to parallel data adapted to communicate with said first bus; and
b) converting a second portion of the parallel data on the parallel system bus to high-speed serial data, which said serial data is sent, without requiring bus wait states, to the second remote bus, said serial data including a tag indicative of a transaction type.
1. An interface comprising:
first electronics adapted to interface parallel data from a parallel data bus to a first bus; and
second electronics adapted configured to interface said parallel data from said parallel data bus into serial data adapted and configured to interface with a second remote bus, said second electronics configured to converting said parallel data into said serial data and, without inserting bus wait states, send said serial data to said second remote bus without requiring any external signal from said second remote bus.
0. 16. An interface comprising:
first electronics adapted to interface parallel data from a parallel data bus to a first bus; and
second electronics configured to interface said parallel data from said parallel data bus into serial data and configured to interface with a second remote bus, said second electronics configured to convert said parallel data into said serial data and, without additional bus wait states, send said serial data to said second remote bus, said second electronics configured to add tag data indicative of a transaction type to the serial data.
8. A method of interfacing parallel data on a parallel system bus to a first bus and a second remote bus, comprising the steps of:
a) converting a first portion of the parallel data on the parallel system bus to parallel data adapted to communicate with said first bus; and
b) converting a second portion of the parallel data on the parallel system bus to high-speed serial data, which said serial data is sent, without inserting bus wait states, to the second remote bus without requiring or receiving a signal from said second remote bus before sending said serial data.
2. The interface as specified in
3. The interface as specified in
4. The interface as specified in
5. The interface as specified in
6. The interface card as specified in
7. The interface card as specified in
9. The method as specified in
10. The method as specified in
11. The method as specified in
12. The method as specified in
13. The method as specified in
14. The method as specified in
15. The method as specified in
0. 17. The interface as specified in
0. 18. The interface as specified in
0. 19. The interface as specified in
0. 20. The interface as specified in
0. 21. The interface card as specified in
0. 22. The interface card as specified in
0. 24. The method as specified in
0. 25. The method as specified in
0. 26. The method as specified in
0. 27. The method as specified in
0. 28. The method as specified in
0. 29. The method as specified in
0. 30. The method as specified in
0. 32. The interface as specified in
0. 33. The interface as specified in
0. 34. The interface as specified in
0. 35. The interface as specified in
0. 36. The interface as specified in
|
This application claims priority of provisional patent application serial No. 60/198,317 entitled Split-Bridge Systems, Applications and Methods of Use filed on Apr. 19, 2000, as well as co-pending and commonly assigned patent applications Ser. No. 09/130,057 filed Jun. 6, 1998, Ser. No. 09/130,058 filed Jun. 6, 1998, Ser. No. 08/679,131 now issued as U.S. Pat. No. 5,941,965; and co-pending patent application Ser. No. 09/559,678, entitled Modular Computer Based on Universal Connectivity Station, the teachings of each incorporated herein by reference.
The present invention is generally related to data processing systems, and more particularly to computer systems having at least one host processor and connectable to a plurality of peripherals devices including notebook computers, storage devices, displays, keyboards, mouse's and so forth.
Computer systems today are powerful, but are rendered limited in adapting to changing computing environments. The PCI bus is pervasive in the industry, but as a parallel data bus is not easily bridged to other PCI based devices. Full bridges are known, such as used in traditional laptop computer/docking stations. However, separating the laptop computer from the docking station a significant distance has not been possible. Moreover, the processing power of computer systems has been resident within the traditional computer used by the user because the microprocessor had to be directly connected to and resident on the PCI motherboard. Thus, upgrading processing power usually meant significant costs and/or replacing the computer system.
PCI
The PCI bus is primarily a wide multiplexed address and data bus that provides support for everything from a single data word for every address to very long bursts of data words for a single address, with the implication being that burst data is intended for sequential addresses. Clearly the highest performance of the PCI bus comes from the bursts of data, however most PCI devices require reasonable performance for even the smallest single data word operations. Many PCI devices utilize only the single data mode for their transfers. In addition, starting with the implementation of the PCI 2.1 version of the specification, there has been at least pseudo isochronous behavior demanded from the bus placing limits on an individual device's utilization of the bus, thus virtually guaranteeing every device gets a dedicated segment of time on a very regular interval and within a relatively short time period. The fundamental reason behind such operation of the PCI bus is to enable such things as real time audio and video data streams to be mixed with other operations on the bus without introducing major conflicts or interruption of data output. Imagine spoken words being broken into small unconnected pieces and you get the picture. Prior to PCI 2.1 these artifacts could and did occur because devices could get on the bus and hold it for indefinite periods of time. Before modification of the spec for version 2.1, there really was no way to guarantee performance of devices on the bus, or to guarantee time slot intervals when devices would get on the bus. Purists may argue that PCI is still theoretically not an isochronous bus, but as in most things in PC engineering, it is close enough.
Traditional High Speed Serial
Typical high speed serial bus operation on the other hand allows the possibility of all sizes of data transfers across the bus like PCI, but it certainly favors the very long bursts of data unlike PCI. The typical operation of a serial bus includes an extensive header of information for every data transaction on the bus much like Ethernet, which requires on the order of 68 bytes of header of information for every data transaction regardless of length. In other words, every data transaction on Ethernet would have to include 68 bytes of data along with the header information just to approach 50% utilization of the bus. As it turns out Ethernet also requires some guaranteed dead time between operations to “mostly” prevent collisions from other Ethernet devices on the widely disperse bus, and that dead time further reduces the average performance.
The typical protocol for a serial bus is much the same as Ethernet with often much longer header information. Virtually all existing serial bus protocol implementations are very general and every block of data comes with everything needed to completely identify it. FiberChannel (FC) has such a robust protocol that virtually all other serial protocols can be transmitted across FC completely embedded within the FC protocol, sort of like including the complete family history along with object size, physical location within the room, room measurements, room number, street address, city, zip code, country, planet, galaxy, universe, . . . etc. and of course all the same information about the destination location as well, even if all you want to do is move the object to the other side of the same room. Small transfers across all of these protocols, while possible, are extremely expensive from a bandwidth point of view. Of course the possibility of isochronous operation on the more general serial bus is not very reasonable.
Recreating High Speed Serial for PCI
In creating the proprietary Split-Bridge™ technology, Mobility electronics of Phoenix, Ariz., the present applicant, actually had to go back to the drawing board and design a far simpler serial protocol to allow a marriage to the PCI bus, because none of the existing implementations could coexist without substantial loss of performance. For a detailed discussion of Applicant's proprietary Split-Bridge™ technology, cross reference is made to Applicant's co-pending commonly assigned patent applications identified as Ser. No. 09/130,057 and 09/130,058 both filed Jun. 6, 1998, the teachings of each incorporated herein by reference. The Split-Bridge™ technology approach is essentially custom fit for PCI and very extensible to all the other peripheral bus protocols under discussion like PCIx, and LDT™ of AMD corporation. Split-Bridge™ technology fundamentals are a natural for extending anything that exists within a computer. It basically uses a single-byte of overhead for 32 bits of data and address—actually less when you consider that byte enables, which are not really “overhead”, are included as well.
Armed with the far simpler protocol, all of the attributes of the PCI bus are preserved and made transparent across a high speed serial link at much higher effective bandwidth than any existing serial protocol. The net result is the liberation of a widely used general purpose bus, and the new found ability to separate what were previously considered fundamental inseparable parts of a computer into separate locations. When the most technical reviewers grasp the magnitude of the invention, then the wheels start to turn and the discussions that follow open up a new wealth of opportunities. It now becomes reasonable to explore some of the old fundamentals, like peer-to-peer communication between computers that has been part of the basic PCI specification from the beginning, but never really feasible because of the physical limits of the bus prior to Split-Bridge™ technology. The simplified single-byte overhead also enables very efficient high speed communication between two computers and could easily be extended beyond PCI.
The proprietary Split-Bridge™ technology is clearly not “just another high speed link” and distinguishing features that make it different represent novel approaches to solving some long troublesome system architecture issues.
First of all is the splitting of a PCI bridge into two separate and distinct pieces. Conceptually, a PCI bridge was never intended to be resident in two separate modules or chips and no mechanism existed to allow the sharing of setup information across two separate and distinct devices. A PCI bridge requires a number of programmable registers that supply information to both ports of a typical device. For the purpose of the following discussion, the two ports are defined into a north and south segment of the complete bridge.
The north segment is typically the configuration port of choice and the south side merely takes the information from the registers on the north side and operates accordingly. The problem exists when the north and south portions are physically and spatially separated and none of the register information is available to the south side because all the registers are in the north chip. A typical system solution conceived by the applicant prior to the invention of Split-Bridge™ technology would have been to merely create a separate set of registers in the south chip for configuration of that port. However, merely creating a separate set of registers in the south port would still leave the set up of those registers to the initialization code of the operating system and hence would have required a change to the system software.
Split-Bridge™ technology, on the other hand, chose to make the physical splitting of the bridge into two separate and spaced devices “transparent” to the system software (in other words, no knowledge to the system software that two devices were in fact behaving as one bridge chip). In order to make the operations transparent, all accesses to the configuration space were encoded, serialized, and “echoed” across the serial link to a second set of relevant registers in the south side. Such transparent echo between halves of a PCI bridge or any other bus bridge is an innovation that significantly enhances the operation of the technology.
Secondly, the actual protocol in the Split-Bridge™ technology is quite unique and different from the typical state of the art for serial bus operations. Typically transfers are “packetized” into block transfers of variable length. The problem as it relates to PCI is that the complete length of a given transfer must be known before a transfer can start so the proper packet header may be sent.
Earlier attempts to accomplish anything similar to Split-Bridge™ technology failed because the PCI bus does not inherently know from one transaction to the next when, or if, a transfer will end or how long a block or burst of information will take. In essence the protocol for the parallel PCI bus (and all other parallel, and or real time busses for that matter) is incompatible with existing protocols for serial buses.
An innovative solution to the problem was to invent a protocol for the serial bus that more or less mimics the protocol on the PCI. With such an invention it is now possible to substantially improve the performance and real time operation here to for not possible with any existing serial bus protocol.
The 8 bit to 10 bit encoding of the data on the bus is not new, but follows existing published works. However, the direct sending of 32 bits of information along with the 4 bits of control or byte enables, along with an additional 4 bits of extension represents a 40 bit for every 36 bits of existing PCI data, address, and control or a flat 10% overhead regardless of the transfer size or duration, and this approach is new and revolutionary. Extending the 4 bit extension to 12 or more bits and include other functionality such as error correction or retransmit functionality is also within the scope of the Split-Bridge™ technology.
New Applications of the Split-Bridge™ Technology
Basic Split-Bridge™ technology was created for the purpose of allowing a low cost, high speed universal dock solution for all laptop computers and it has accomplished that task very well. By taking advantage of the standard and pervasive nature of the PCI bus in many other applications in computing, dramatic improvements in the price performance for other machines can be realized as well. The present invention is rendered possible due to the attributes of applicant's proprietary Split-Bridge™ technology.
The present invention achieves technical advantages as an improved extended cardbus/PC card controller incorporating the proprietary serial high speed Split-Bridge™ technology providing serial communications between a parallel system bus and a remote peripheral device. The improved controller includes the conventional system frontside controls, I/O controls, a cardbus translator having PC card slots adapted to receive a PCMCIA card or cards, and one end of the split bridge serial communication link comprising the proprietary serial Split-Bridge™ technology. The controller may further include super I/O circuitry for communicating remote I/O devices with the system bus as the super I/O devices become more readily available in the market.
Referring to
Applicant's Split-Bridge™ technology revolutionizes the status quo for computer systems. The Split-Bridge™ technology does not require the need for custom hardware or custom software to achieve full performance serial communication between devices, including devices having parallel data buses including the PCI bus. In fact, for each device in a modular computer system, the Split-Bridge™ technology appears just like a standard PCI bridge, and all software operating systems and device drivers already take such standard devices into consideration. By utilizing standard buses within each device operating within the modular computer system, each device does not require any additional support from the Operating System (OS) software. The modular computing system has simple elegance, allowing the PCI bus which is so pervasive in the computer industry, that possible applications of the initial PCI form of Split-Bridge™ technology are all most limitless.
Originally implemented in PCI, there is nothing fundamental that ties the Split-Bridge™ technology to PCI, and thus, the Split-Bridge™ technology can migrate as bus architectures grow and migrate. The 64 bit PCI is compatible with the Split-Bridge™ technology, as is future PCIx and/or LDT™ that are currently under consideration in the industry and which are straight forward transitions of the Split-Bridge™ technology. Implementations with other protocols or other possible and natural evolutions of the Split-Bridge™ technology.
Referring to
The proprietary Split-Bridge™ technology, when employed in the extended cardbus/PC card controller 20, significantly expands the interconnectivity of a standard communications network by allowing devices accessing the parallel systems bus 32 to communicate with a variety of external devices via PC cards, an extended cardbus, or advantageously via a serial link when employing the high speed serial Split-Bridge™ technology according to the present invention.
All of the electronics comprising the controller 20 can be embodied in discrete circuitry, in an application specific integrated circuit (ASIC), or combination thereof, to provide the multi-function interface capability between the parallel system bus 32 and remote peripheral devices. By employing a serial Split-Bridge™ technology interface 30 in a controller 30 with commercially available custom electronic control circuitry since much of such as Cardbus, the controller 20 can communicate with either Cardbus or PCMCIA, or via the serial link Split-Bridge™ remote PCI devices. Since much of the PCI interface electronics are commonly used by the respective interfaces, the integrating of the circuitry 30 is very economical.
The present invention 20 facilitates the evolution of information transfer to offer high speed serial link connectivity exceeding data rates of 1.0 GHZ for use with PCI, Cardbus, integrated, or other parallel I/O bus architectures. Moreover, conventional digital signal processors, such as those manufactured by Texas Instruments Incorporated of Dallas, Tex., (DSPs) being employed on extended Cardbus/PC card controllers are well adapted to interface with and incorporate the serial Split-Bridge™ technology interface. Integrating commercially available Cardbus/PC card controller electronics with the proprietary serial Split-Bridge™ technology significantly improves performance and available features of the device 30 with nominal additional cost associated therewith. In fact, the price versus performance improvement of the present invention shown in
The Split-Bridge™ serial interface electronics 30 can be designed into a custom Application Specific Integrated Circuit (ASIC) along with other electronics, moreover, multiple interfaces 30 can be employed on to a single controller 20 and multiplexed to interface with multiple internal or external devices and users. Accordingly, limitation to integration of a single Split-Bridge™ interface is not to be inferred, but rather parallel buses and possibly future general serial buses, can be interfaced to other devices using the proprietary Split-Bridge™ serial technology.
In summary, the improved Cardbus/PC card controller 20 facilitates improved connectivity between a system parallel bus and remote peripheral devices, allowing data connectivity via either the proprietary serial Split-Bridge™ technology, or via the standard PC card slots such as those based on the PCMCIA standards. Existing electronics, including DSPs, are well adapted to interface with ASICs or other discrete/custom componentry comprising the interface and employing the serials Split-Bridge™ technology.
Though the invention has been described with respect to a specific preferred embodiment, many variations and modifications will become apparent to those skilled in the art upon reading the present application. It is therefore the intention that the appended claims be interpreted as broadly as possible in view of the prior art to include all such variations and modifications.
Mollo, Charles, Ahern, Frank W., Jeff, Doss
Patent | Priority | Assignee | Title |
8060675, | Aug 06 1998 | SHAMROCK INNOVATIONS, LLC | Computing module with serial data connectivity |
8670335, | Apr 02 2008 | MARVELL INTERNATIONAL LTD; CAVIUM INTERNATIONAL; MARVELL ASIA PTE, LTD | Reduced power transmission |
9712459, | Jan 27 2010 | CAVIUM INTERNATIONAL; MARVELL ASIA PTE, LTD | Low-to-high speed cut-through communication |
9843537, | Jan 27 2010 | CAVIUM INTERNATIONAL; MARVELL ASIA PTE, LTD | Low-to-high speed cut-through communication |
Patent | Priority | Assignee | Title |
3800097, | |||
4112369, | Apr 09 1976 | Digital Data, Inc. | Secure SCA broadcasting system including subscriber actuated portable receiving terminals |
4413319, | Mar 09 1981 | Allen-Bradley Company | Programmable controller for executing block transfer with remote I/O interface racks |
4504927, | Sep 08 1982 | Allen-Bradley Company | Programmable controller with expandable I/O interface circuitry |
4535421, | Jul 05 1983 | Pitney Bowes Inc. | Universal real time transparent asynchronous serial/echoplex converter |
4591660, | Oct 25 1983 | AT&T Bell Laboratories | Common control audio decryptor |
4787029, | Sep 29 1986 | AG COMMUNICATION SYSTEMS CORPORATION, 2500 W UTOPIA RD , PHOENIX, AZ 85027, A DE CORP | Level converting bus extender with subsystem selection signal decoding enabling connection to microprocessor |
4882702, | Mar 31 1986 | Allen-Bradley Company, Inc. | Programmable controller with I/O expansion module located in one of I/O module positions for communication with outside I/O modules |
4901308, | Dec 08 1986 | ALCATEL USA, INC | Digital bridge for a time slot interchange digital switched matrix |
4941845, | Jun 07 1989 | Microsoft Technology Licensing, LLC | Data transfer cable |
4954949, | Feb 05 1988 | Escom AG | Universal connector device for bus networks in host computer/co-processor computer system |
4959833, | Mar 08 1989 | ICS ELECTRONICS CORPORATION, 2185 OLD OAKLAND RD , SAN JOSE, CA 95131 A CORP OF CA | Data transmission method and bus extender |
4961140, | Jun 29 1988 | International Business Machines Corporation; INTERNATIONAL BUSINESS MACHINES CORPORATION, A CORP OF NY | Apparatus and method for extending a parallel synchronous data and message bus |
4969830, | Jun 12 1989 | SAMSUNG ELECTRONICS CO , LTD | Connection between portable computer components |
5006981, | Dec 11 1987 | Jenoptik Jena GmbH | System bus expansion for coupling multimaster-capable multicomputer systems |
5038320, | Mar 13 1987 | LENOVO SINGAPORE PTE LTD | Computer system with automatic initialization of pluggable option cards |
5111423, | Jul 21 1988 | ALTERA CORPORATION A CORPORATION OF DELAWARE | Programmable interface for computer system peripheral circuit card |
5134702, | Apr 21 1986 | SUNRIVER DATA SYSTEMS, INC | Serial-to-parallel and parallel-to-serial converter |
5187645, | Jun 07 1991 | COMPUTER DOCKING STATION CORPORATION | Portable computer with docking connector for peripheral devices |
5191653, | Dec 28 1990 | Apple Inc | IO adapter for system and IO buses having different protocols and speeds |
5191657, | Nov 09 1989 | JINGPIN TECHNOLOGIES, LLC | Microcomputer architecture utilizing an asynchronous bus between microprocessor and industry standard synchronous bus |
5237690, | Jul 06 1990 | LENOVO SINGAPORE PTE LTD | System for testing adaptor card upon power up and having disablement, enablement, and reconfiguration options |
5274711, | Nov 14 1989 | Apparatus and method for modifying a speech waveform to compensate for recruitment of loudness | |
5301349, | Dec 28 1988 | Kabushiki Kaisha Toshiba | Single chip computer having ground wire formed immediately parallel a data bus and drivers formed directly under the data bus for high speed data transfer |
5313589, | May 15 1991 | IBM Corporation | Low level device interface for direct access storage device including minimum functions and enabling high data rate performance |
5325491, | Apr 13 1993 | International Business Machines Corporation | Method and apparatus for extending a computer bus |
5335326, | Oct 01 1992 | Xerox Corporation | Multichannel FIFO device channel sequencer |
5335329, | Jul 18 1991 | TEXAS MICROSYSTEMS, INC A CORP OF DELAWARE | Apparatus for providing DMA functionality to devices located in a bus expansion chassis |
5357621, | Sep 04 1990 | Hewlett-Packard Company | Serial architecture for memory module control |
5373149, | Feb 01 1993 | Brandywine Communications Technologies LLC | Folding electronic card assembly |
5377184, | Mar 02 1992 | International Business Machines Corporation; IBM Corporation | Method of controlling TWA link in a communications adapter by monitoring buffer fill levels |
5430847, | Oct 22 1992 | International Business Machines Corporation | Method and system for extending system buses to external devices |
5432916, | Feb 29 1992 | IBM Corporation | Precharge for non-disruptive bus live insertion |
5440698, | Nov 30 1990 | Xerox Corporation | Arbitration of packet switched busses, including busses for shared memory multiprocessors |
5446869, | Dec 30 1993 | International Business Machines Corp | Configuration and RAM/ROM control of PCI extension card residing on MCA adapter card |
5452180, | Jul 15 1993 | Dell USA, L.P.; DELL U S A , L P | Docking apparatus for a portable data processing unit including an arcuate support member with a card extension pivotally mounted on a base member |
5457785, | Feb 10 1993 | PDACO LTD | CPU-independent and device-driver transparent system for translating a computer's internal bus signals onto an intermediate bus and further translating onto an expansion bus |
5469545, | Oct 03 1991 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Expandable communication system with data flow control |
5475818, | Mar 18 1992 | ABB DAIMLER-BENZ TRANSPORTATION NORTH AMERICA INC | Communications controller central processing unit board |
5477415, | Nov 12 1993 | Texas Instruments Incorporated | Automatic computer docking station having a motorized tray, cammed side connectors, motorized side connectors, and locking and unlocking guide pins |
5483020, | Apr 12 1994 | W L GORE & ASSOCIATES, INC | Twin-ax cable |
5488705, | Jul 24 1992 | Berg Technology, Inc | Apparatus for connecting computer devices |
5495569, | Dec 30 1994 | HTC Corporation | Circuit for ensuring that a local interrupt controller in a microprocessor is powered up active |
5497498, | Nov 05 1992 | Giga Operations Corporation | Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation |
5507002, | Dec 24 1992 | AT&T Global Information Solutions Company | Peripheral component interconnect special cycle protocol using soft message IDS |
5517623, | Dec 13 1990 | International Business Machines Corporation | Flexible entry level or advanced level computer system |
5522050, | May 28 1993 | BHP Petroleum PTY LTD | Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus |
5524252, | Apr 19 1991 | LENOVO SINGAPORE PTE LTD | Personal computer system combined with an adapter for networks having varying characteristics, and adapter for coupling a personal computer to such networks |
5530895, | Feb 25 1993 | Microsoft Technology Licensing, LLC | System and method for computer interface board identification by serially comparing identification address bits and asserting complementary logic patterns for each match |
5540597, | Dec 15 1993 | LENOVO SINGAPORE PTE LTD | All flex PCMCIA-format cable |
5542055, | May 28 1993 | International Business Machines Corp.; International Business Machines Corp | System for counting the number of peripheral buses in each hierarch connected to primary bus for creating map of peripheral buses to locate peripheral devices |
5548730, | Sep 20 1994 | Intel Corporation | Intelligent bus bridge for input/output subsystems in a computer system |
5555510, | Aug 02 1994 | Intel Corporation | Automatic computer card insertion and removal algorithm |
5561806, | Apr 30 1991 | International Business Machines Corporation | Serial channel adapter |
5572525, | May 31 1995 | National Instruments Corporation | GPIB extender with find listener protocol capabilities |
5572688, | Sep 30 1994 | Mitac International Corp | Primary bus processing element with multifunction interconnection to secondary bus |
5579489, | Oct 28 1993 | INPRO II LICENSING SARL | Hand-held portable computer having capability for external expansion of an internal bus |
5579491, | Jul 07 1994 | Dell U.S.A., L.P. | Local proactive hot swap request/acknowledge system |
5586265, | Apr 16 1992 | International Business Machines Corporation | Priority arbitrating interface for a plurality of shared subsystems coupled to a plurality of system processing devices for selective association of subsystem to processing device |
5590377, | Jun 07 1995 | SAMSUNG ELECTRONICS CO , LTD | Automatic control of distributed DMAs in a PCI bus system supporting dual ISA buses |
5611053, | Jan 21 1994 | Advanced Micro Devices, INC | Apparatus and method for integrating bus master ownership of local bus load by plural data transceivers |
5632020, | Mar 25 1994 | Advanced Micro Devices, Inc. | System for docking a portable computer to a host computer without suspending processor operation by a docking agent driving the bus inactive during docking |
5634080, | Jun 29 1992 | INPRO II LICENSING SARL | Hand-held portable computer having an electroluminescent flat-panel display with pixel elements at right angles to the plane of the display and an excitation direction parallel to the plane of the display |
5655142, | Dec 10 1993 | GLOBALFOUNDRIES Inc | High performance derived local bus and computer system employing the same |
5671421, | Dec 07 1994 | Intel Corporation | Serial interrupt bus protocol |
5694556, | Jun 07 1995 | International Business Machines Corporation | Data processing system including buffering mechanism for inbound and outbound reads and posted writes |
5696911, | Apr 18 1994 | XINSHU MANAGEMENT, L L C | Arrangement for eliminating malfunction and/or permitting high-speed transmission in a serial bus connection, and transmitter and receiver units linked to the latter |
5696949, | Jun 15 1995 | Intel Corporation | System for PCI slots expansion using asynchronous PCI-to-PCI bridge with clock generator for providing clock signal to the expansion mother board and expansion side of bridge |
5701483, | Jul 07 1995 | Sun Microsystems, Inc. | Data acess implementation of device driver interface |
5724529, | Nov 22 1995 | Cirrus Logic, Inc. | Computer system with multiple PC card controllers and a method of controlling I/O transfers in the system |
5736968, | Feb 03 1995 | Seiko Epson Corporation | Computer controlled presentation system |
5748921, | Dec 11 1995 | GLOBALFOUNDRIES Inc | Computer system including a plurality of multimedia devices each having a high-speed memory data channel for accessing system memory |
5764924, | Aug 24 1995 | TERADATA US, INC | Method and apparatus for extending a local PCI bus to a remote I/O backplane |
5774681, | Aug 11 1995 | Kabushiki Kaisha Toshiba | Method and apparatus for controlling a response timing of a target ready signal on a PCI bridge |
5781747, | Nov 14 1995 | RATEZE REMOTE MGMT L L C | Method and apparatus for extending the signal path of a peripheral component interconnect bus to a remote location |
5793995, | Jul 19 1996 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Bus system for shadowing registers |
5793996, | May 03 1995 | Apple Inc | Bridge for interconnecting a computer system bus, an expansion bus and a video frame buffer |
5799207, | Mar 28 1995 | Transpacific IP Ltd | Non-blocking peripheral access architecture having a register configure to indicate a path selection for data transfer between a master, memory, and an I/O device |
5802055, | Apr 22 1996 | Apple Inc | Method and apparatus for dynamic buffer allocation in a bus bridge for pipelined reads |
5809262, | May 17 1995 | Dell U.S.A., L.P. | Commonly housed multiple processor type computing system and method of manufacturing the same |
5815677, | Dec 31 1996 | Hewlett Packard Enterprise Development LP | Buffer reservation method for a bus bridge system |
5819053, | Jun 05 1996 | Hewlett Packard Enterprise Development LP | Computer system bus performance monitoring |
5832279, | Jun 07 1995 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | Advanced programmable interrupt controller (APIC) with high speed serial data bus |
5835741, | Dec 31 1996 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Bus-to-bus bridge in computer system, with fast burst memory range |
5854908, | Oct 15 1996 | International Business Machines Corporation | Computer system generating a processor interrupt in response to receiving an interrupt/data synchronizing signal over a data bus |
5884027, | Jun 15 1995 | Intel Corporation | Architecture for an I/O processor that integrates a PCI to PCI bridge |
5905870, | Sep 11 1996 | GLOBALFOUNDRIES Inc | Arrangement for initiating and maintaining flow control in shared-medium, full-duplex, and switched networks |
5911055, | Jun 05 1996 | Hewlett Packard Enterprise Development LP | Using subordinate bus devices that are connected to a common bus |
5913037, | Jul 03 1996 | Hewlett Packard Enterprise Development LP | Dynamic management information base manager |
5941965, | May 16 1996 | RATEZE REMOTE MGMT L L C | Universal docking station |
5948076, | Dec 31 1997 | QUARTERHILL INC ; WI-LAN INC | Method and system for changing peripheral component interconnect configuration registers |
5953511, | Apr 08 1997 | National Instruments Corporation | PCI bus to IEEE 1394 bus translator |
5968144, | Jun 27 1996 | VLSI Technology, Inc. | System for supporting DMA I/O device using PCI bus and PCI-PCI bridge comprising programmable DMA controller for request arbitration and storing data transfer information |
5991304, | Feb 13 1998 | Intel Corporation | Method and apparatus for minimizing asynchronous transmit FIFO under-run and receive FIFO over-run conditions |
5991839, | Sep 29 1995 | Kabushiki Kaisha Toshiba | Computer system having computer main body and expansion unit |
6003105, | Nov 21 1996 | Hewlett-Packard Company | Long-haul PCI-to-PCI bridge |
6026075, | Feb 25 1997 | International Business Machines Corporation; IBM Corporation | Flow control mechanism |
6031821, | Aug 19 1997 | GLOBALFOUNDRIES Inc | Apparatus and method for generating a pause frame in a buffered distributor based on lengths of data packets distributed according to a round robin repeater arbitration |
6035333, | Nov 24 1997 | International Business Machines Corporation | Method and system for providing congestion control in a data communications network |
6044215, | Mar 07 1995 | Tao Logic Systems LLC | System and method for expansion of a computer |
6058144, | Apr 03 1998 | RPX CLEARINGHOUSE LLC | Multi-GB/S data pulse receiver |
6070214, | Aug 06 1998 | SHAMROCK INNOVATIONS, LLC | Serially linked bus bridge for expanding access over a first bus to a second bus |
6084856, | Feb 14 1997 | AMD TECHNOLOGIES HOLDINGS, INC ; GLOBALFOUNDRIES Inc | Method and apparatus for adjusting overflow buffers and flow control watermark levels |
6085278, | Jun 02 1998 | QUARTERHILL INC ; WI-LAN INC | Communications interface adapter for a computer system including posting of system interrupt status |
6098103, | Aug 11 1997 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | Automatic MAC control frame generating apparatus for LAN flow control |
6101563, | May 15 1998 | International Business Machines Corporation | Configuration access system |
6115356, | Dec 18 1997 | Advanced Micro Devices, INC | Apparatus and method for generating flow control frames in a workgroup switch based on traffic contribution from a network switch port |
6141744, | Aug 11 1999 | Texas Instruments Incorporated | PC circuits, systems and methods |
6157967, | Dec 17 1992 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Method of data communication flow control in a data processing system using busy/ready commands |
6167029, | Oct 13 1998 | HANGER SOLUTIONS, LLC | System and method for integrated data flow control |
6167120, | Mar 05 1997 | Lextron Systems, Inc | Apparatus and methods for home networking |
6170022, | Apr 03 1998 | International Business Machines Corporation | Method and system for monitoring and controlling data flow in a network congestion state by changing each calculated pause time by a random amount |
6201829, | Apr 03 1998 | PMC-SIERRA, INC | Serial/parallel GHZ transceiver with pseudo-random built in self test pattern generator |
6216185, | May 01 1998 | ACQIS LLC | Personal computer peripheral console with attached computer module |
6222825, | Jan 23 1997 | Advanced Micro Devices, INC | Arrangement for determining link latency for maintaining flow control in full-duplex networks |
6233639, | Jan 04 1999 | International Business Machines Corporation | Memory card utilizing two wire bus |
6237046, | Jun 30 1995 | Fujitsu Limited | Input/output control apparatus managing cache memory utilizing a spare hash table for operations if first hash table enters a synonym state |
6247086, | Nov 12 1998 | RPX Corporation | PCI bridge for optimized command delivery |
6247091, | Apr 28 1997 | International Business Machines Corporation | Method and system for communicating interrupts between nodes of a multinode computer system |
6256691, | May 16 1996 | RATEZE REMOTE MGMT L L C | Universal docking station |
6260092, | Sep 24 1998 | FUTURE LINK SYSTEMS | Point to point or ring connectable bus bridge and an interface with method for enhancing link performance in a point to point connectable bus bridge system using the fiber channel |
6263385, | Oct 20 1997 | GLOBALFOUNDRIES Inc | PC parallel port structure partitioned between two integrated circuits interconnected by a serial bus |
6263397, | Dec 27 1996 | Intel Corporation | Mechanism for delivering interrupt messages |
6275888, | Nov 19 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for configuring peer-to-peer bus bridges in a computer system using shadow configuration registers |
6295281, | May 16 1997 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Symmetric flow control for ethernet full duplex buffered repeater |
6333929, | Aug 29 1997 | Intel Corporation | Packet format for a distributed system |
6366951, | Feb 03 1997 | Distributed processing system where a management computer automatically connects remote reduced-capability workstations with centralized computing modules | |
6381661, | May 28 1999 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | High throughput UART to DSP interface having Dual transmit and receive FIFO buffers to support data transfer between a host computer and an attached modem |
6385671, | Mar 29 1999 | Intel Corporation | Method/apparatus for flushing DMA transmit packet in FIFO when self-ID code generated by counter after bus reset is different than FIFO message self-ID field |
6401157, | Apr 30 1999 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Hot-pluggable component detection logic |
6418492, | May 13 1997 | Round Rock Research, LLC | Method for computer implemented hot-swap and hot-add |
6418494, | Oct 30 1998 | VERTIV IT SYSTEMS, INC ; Avocent Corporation | Split computer architecture to separate user and processor while retaining original user interface |
6421352, | Jun 05 1997 | NEC Electronics Corporation | Data processing apparatus capable of independently interrupting transmission data |
6425033, | Jun 20 1997 | National Instruments Corporation | System and method for connecting peripheral buses through a serial bus |
6430635, | Oct 10 1998 | LG Electronics Inc | Protocol interfacing method |
6445711, | Apr 23 1999 | Sony Corporation; Sony Electronics, Inc.; Sony Electronics, INC | Method of and apparatus for implementing and sending an asynchronous control mechanism packet used to control bridge devices within a network of IEEE STD 1394 serial buses |
6446192, | Jun 04 1999 | DIGI INTERNATIONAL INC | Remote monitoring and control of equipment over computer networks using a single web interfacing chip |
6452927, | Dec 29 1995 | RPX Corporation | Method and apparatus for providing a serial interface between an asynchronous transfer mode (ATM) layer and a physical (PHY) layer |
6456590, | Feb 13 1998 | Texas Instruments Incorporated | Static and dynamic flow control using virtual input queueing for shared memory ethernet switches |
6457081, | Nov 23 1998 | GLOBALFOUNDRIES Inc | Packet protocol for reading an indeterminate number of data bytes across a computer interconnection bus |
6457091, | May 14 1999 | FUTURE LINK SYSTEMS | PCI bridge configuration having physically separate parts |
6473810, | Sep 28 1998 | Texas Instruments Incorporated | Circuits, systems, and methods for efficient wake up of peripheral component interconnect controller |
6493745, | Sep 03 1999 | Microsoft Technology Licensing, LLC | Message processing technique to improve client computer response to user input |
6567876, | Dec 03 1999 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Docking PCI to PCI bridge using IEEE 1394 link |
6578101, | Aug 06 1998 | SHAMROCK INNOVATIONS, LLC | Duplex operation and simultaneous information transfer across a link in a expanded computer system |
6581125, | May 14 1999 | FUTURE LINK SYSTEMS | PCI bridge having latency inducing serial bus |
6594719, | Apr 19 2000 | Tao Logic Systems LLC | Extended cardbus/pc card controller with split-bridge ™technology |
6671737, | Sep 24 1999 | GOOGLE LLC | Decentralized network system |
6715022, | Aug 06 1998 | SHAMROCK INNOVATIONS, LLC | Unique serial protocol minicking parallel bus |
6728822, | Mar 12 1999 | LENOVO SINGAPORE PTE LTD | Bus bridge circuit, information processing system and cardbus controller |
6778543, | Mar 12 1999 | Canon Kabushiki Kaisha | Method and device for controlling the synchronization between two serial communication buses of a network |
6788101, | Feb 13 2003 | Lattice Semiconductor Corporation | Programmable interface circuit for differential and single-ended signals |
6950440, | Mar 18 1999 | National Instruments Corporation | System and method for efficiently generating packets on a serial bus in response to parallel bus cycles |
7047326, | Jan 31 2002 | Harman International Industries Incorporated | Use of a remote control with a device having a built-in communication port |
7269680, | Aug 06 1998 | SHAMROCK INNOVATIONS, LLC | System enabling device communication in an expanded computing device |
7356634, | Aug 06 1998 | SHAMROCK INNOVATIONS, LLC | Device including serial interface |
7657678, | Aug 06 1998 | SHAMROCK INNOVATIONS, LLC | Modular computer system |
20010011312, | |||
20010037423, | |||
20020078289, | |||
20020135536, | |||
20040088452, | |||
20050036509, | |||
20050129385, | |||
20050174488, | |||
20060075166, | |||
CN1473292, | |||
DE19829212, | |||
EP820021, | |||
EP844567, | |||
EP1374024, | |||
EP820021, | |||
JP10049379, | |||
JP10124451, | |||
JP2003050661, | |||
JP2004531803, | |||
JP2140852, | |||
JP3001429, | |||
JP3253960, | |||
JP59184903, | |||
JP6028307, | |||
JP9081504, | |||
JP9097125, | |||
RE37980, | Dec 31 1996 | Hewlett Packard Enterprise Development LP | Bus-to-bus bridge in computer system, with fast burst memory range |
WO161512, | |||
WO161513, | |||
WO2077785, | |||
WO9302420, | |||
WO9700481, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Oct 07 2013 | Tao Logic Systems LLC | Intellectual Ventures I LLC | MERGER SEE DOCUMENT FOR DETAILS | 031369 | /0442 | |
Oct 26 2017 | Intellectual Ventures I LLC | INTELLECTUAL VENTURES ASSETS 63 LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 044453 | /0769 | |
Nov 28 2017 | Silicon Valley Bank | MOBILITY ELECTRONICS, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 044330 | /0675 | |
Dec 18 2017 | INTELLECTUAL VENTURES ASSETS 63 LLC | SHAMROCK INNOVATIONS, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 044966 | /0853 |
Date | Maintenance Fee Events |
Dec 28 2010 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Dec 29 2014 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Aug 10 2013 | 4 years fee payment window open |
Feb 10 2014 | 6 months grace period start (w surcharge) |
Aug 10 2014 | patent expiry (for year 4) |
Aug 10 2016 | 2 years to revive unintentionally abandoned end. (for year 4) |
Aug 10 2017 | 8 years fee payment window open |
Feb 10 2018 | 6 months grace period start (w surcharge) |
Aug 10 2018 | patent expiry (for year 8) |
Aug 10 2020 | 2 years to revive unintentionally abandoned end. (for year 8) |
Aug 10 2021 | 12 years fee payment window open |
Feb 10 2022 | 6 months grace period start (w surcharge) |
Aug 10 2022 | patent expiry (for year 12) |
Aug 10 2024 | 2 years to revive unintentionally abandoned end. (for year 12) |