A lead frame (1) has a first portion (2) adapted to have a semiconductor device (10) mounted thereon and a second portion (3) including a main member (5), a number of first contact members (6) and a number of second contact members (7). The first and second contact members (6, 7) depend from the main member (5). The second portion (3) at least partially surrounds the first portion (6). The first contact members (6) extend form the main member (5) in a direction away for the first portion (2) and the second contact members (7) extend from the main member (5) in a direction towards the first portion (2).
|
1. A lead frame comprising a first portion adapted to have a semiconductor device mounted thereon and a second portion comprising a main member, a first set of electrical contact members and a second set of electrical contact members, the contact members of the first and second sets extending in directions away from the main member, the second portion at least partially surrounding the first portion, wherein the first set of electrical contact members extend from the main member in a direction away train from the first portion and the second set of electrical contact members extend from the main member in a direction towards the first portion, and wherein the first set of electrical contact members is electrically isolated from the second set of electrical contact members.
11. A semiconductor device package comprising a substrate, a semiconductor device mounted on the substrate and a number of electrical interconnects electrically coupling electrical contacts on the semiconductor device to contact members on the substrate, the semiconductor device and the electrical interconnects being encapsulated in an electrically insulating material, and the contact members comprising a first set of electrical contact members extending from the encapsulation material, and a second set of electrical contact members located on a surface of the encapsulating material, wherein the second set of electrical contact members have a different pitch as compared to the first set of electrical contact members, and wherein the first set of contact members is electrically isolated from the second set of contact members.
0. 18. A semiconductor component comprising:
a die pad adapted to have a semiconductor device mounted thereon;
a first set of electrical contact members, wherein the first set of electrical contact members comprises a first set of gull wing formed electrical contact members; and
a second set of electrical contact members;
wherein the contact members of the first and second sets extend in directions away from a region;
wherein the first set of electrical contact members extends from the region in a direction away from the die pad and the second set of electrical contact members extends from the region in a direction towards the die pad;
wherein ends of the first set of electrical contact members in the direction away from the die pad and ends of the second set of electrical contact members in the direction towards the die pad are substantially coplanar; and
wherein the first set of electrical contact members is electrically isolated from the second set of electrical contact members.
0. 23. A semiconductor component comprising:
a die pad;
a first set of electrical contact members;
a second set of electrical contact members, the contact members of the first and second sets extending in directions away from a region, wherein the first set of electrical contact members extends from the region in a direction away from the die pad and the second set of electrical contact members extends from the region in a direction towards the die pad, and wherein the first set of electrical contact members is electrically isolated from the second set of electrical contact members;
a semiconductor device mounted to the die pad;
a plurality of electrical interconnects electrically coupling electrical contacts on the semiconductor device to contact members of the first set of electrical contact members and to contact members of the second set of electrical contact members; and
an electrically insulating material encapsulating the semiconductor device and the electrical interconnects, wherein ends of the first set of electrical contact members in the direction away from the die pad extend from the encapsulating material, and wherein ends of the second set of electrical contact members in the direction towards the die pad are exposed through a surface of the encapsulating material.
2. A lead frame according to
3. A lead frame according to
4. A lead frame according to
5. A lead frame according to
6. A lead frame according to
7. A lead frame according to
8. A lead frame according to
9. A lead frame according to
10. A lead frame according to
12. A semiconductor device package according to
13. A semiconductor device package according to
14. A semiconductor device package according to
15. A semiconductor device package according to
16. A semiconductor device package according to
17. A semiconductor device package according to
0. 19. The semiconductor component according to
0. 20. The semiconductor component according to
0. 21. The semiconductor component according to
0. 22. The semiconductor component according to
0. 24. The semiconductor component according to
0. 25. The semiconductor component according to
0. 26. The semiconductor component according to
0. 27. The semiconductor component according to
0. 28. The semiconductor component according to
0. 29. The semiconductor component according to
|
|||||||||||||||||||||||||||
This application is a continuation of co-pending International Application No. PCT/SG02/00014, filed Feb. 1, 2002, which designated the United States and was published in English.
The invention relates to a lead frame, and especially a lead frame for mounting a semiconductor device thereon.
Due to higher system integration, there is a trend to increase the number of input/output pins (i.e., pin count) on integrated circuit packages. At the same time, there is also a desire to reduce the package size. However, the increase in pin count places a limitation on the reduction of the package size, unless the pitch of the pins is reduced. Reducing the pitch of the pins leads to more complication during fabrication as it requires processes, such as stamping tool fabrication, dambar cut process, testing and surface mount technology to be more accurate.
Therefore, there is a conflict between increasing system integration, which results in a higher pin count, and reducing the size of the integrated circuit package.
In accordance with a first aspect of the present invention, there is provided a lead frame comprising a first portion adapted to have a semiconductor device mounted thereon and a second portion comprising a main member, a number of first contact members and a number of second contact members, the first and second contact members depending from the main member, the second portion at least partially encircling the first portion and the first contact members extending from the main member in a direction away from the first portion and the second contact members extending from the main member in a direction towards the first portion.
An advantage of the invention is that by having contact members which extend both towards and away from the first portion, it is possible to increase the number of contact members for a given package size without requiring a decrease in the pitch of the contact members.
Preferably, the ends of the first and second contact members remote from the main member are substantially co-planar.
Typically, the first portion may also be co-planar with the remote ends of the first and second contact members.
Preferably, the first contact members are offset along the main member from the second contact members.
Typically, the spacing between the first contact members adjacent the main member is greater than the width of the second contact members adjacent to the main member.
Preferably, the spacing between the second contact members adjacent to the main member is greater than the width of the first contact members adjacent to the main member.
Typically, the second portion further comprises a bond member for each of the first contact members, the bond members extending from the main member in a direction towards the first portion. Typically, the bond members are in line with the first contact members and preferably each of the second contact members is separated from its adjacent second contact members by a bond member.
In accordance with a second aspect of the present invention, there is provided a semiconductor device package comprising a substrate, a semiconductor device mounted on the substrate and a number of electrical interconnects electrically coupling electrical contacts on the semiconductor device to contact members on the substrate, the semiconductor device and the electrical interconnects being encapsulated in an electrically insulating material, and the contact members comprising a number of contact members extending from the encapsulation material and a number of second contact members located on a surface of the encapsulating material.
Preferably, the substrate is a lead frame in accordance with the first aspect of the present invention.
Preferably, the second contact members located on the surface of the encapsulating material are substantially co-planar with the ends of the first contact members extending from the encapsulating material.
Preferably, the second contact members are substantially flush with the surface of the encapsulating material. However, it is possible that they may protrude from the surface.
Typically, the surface of the encapsulating material on which the second electrical contact members are located is the surface of the encapsulating material adjacent to the underside of the substrate, which is the side opposite to the side on which the semiconductor device is mounted.
In one example of the invention, the underside of the substrate is exposed on the same surface of the encapsulating material on which the second electrical contact members are exposed, and typically, the exposed underside of the substrate is substantially co-planar with the second electrical contact members.
An example of a lead frame in accordance with the present invention will now be described with reference to the accompanying drawings, in which:
The contact pin portion 3 comprises a central section 5 commonly known as a dambar, which extends substantially parallel to each of the sides of the die pad 2. The dambar 5 has a set of first electrical contacts 6 extending from the dambar 5 in a direction away from the die pad 2. In addition, there are a set of second electrical contacts 7 extending from the dambar 5 in a direction towards the die pad 2. Located between each pair of adjacent second electrical contacts 7 is a bond member 8. The arrangement of the first and second contact members and the bond members 8 on the dambar 5 is shown in more detail in FIG. 2. The bond members 8 are arranged to be in-line with the first electrical contacts 6, and the second electrical contacts 7 are offset from the first electrical contacts 6.
In use, a semiconductor chip 10 is attached to the die pad 2 using a conventional die attach adhesive (see FIG. 4). Wire bonds 11, 12 are then formed, which extend from contact pads (not shown) on the chip 10 to the bond members 8 and the second contact members 7, respectively. An encapsulation process is then carried out to mold an electrically insulating encapsulating material 13 around the die pad 2, the chip 10, the wire bonds 11, 12, the second contacts 7 and the bond members 8.
After the encapsulation process, portions 9 of the dambar 5 are punched out during a trim/form process. It can be seen from
A finished molded semiconductor device package 20, which in this case is a quad flat package (QFP), is shown in
The first contacts 6 extend from the sides of the packaged device 20 in the same way as the pins on a conventional lead frame based package.
It will also be noted from
The exposed underside of the die pad 2 is an optional feature and it is possible that the lead frame and the mold for molding the encapsulating material 13 could be configured such that the underside of the die pad 2 is not exposed but is covered with encapsulating material 13. In addition, it may be desirable to perform the molding process such that the exposed ends of the second contacts 7 and (optionally) the underside of the die pad 2 protrude from the surface of the encapsulating material 13 instead of being flush with the surface of the encapsulating material 13.
In the lead frame 1, the pitch of the first contact members 6 is defined as “A” and the pitch of the second contact members 7 is defined as “B” (see FIG. 1). Table 1 below shows typical pin counts for a package according to the invention compared with a standard QFP for different body sizes. It can be seen from Table 1 that the invention enables a QFP of a given size to have either a higher pin count for a similar pin pitch, a greater pin pitch for a similar pin count or a combination of both.
Accordingly, the invention has the advantage of permitting a higher pin count and/or a larger pin pitch for a given package size.
TABLE 1
Package of Invention
Standard QFP
Total pin
Exposed
Total pin
Lead
Body Size
count
External lead
lead pitch
count
pitch A
(mm)
available
pitch A (mm)
B (mm)
available
(mm)
14 × 14
—
—
—
64
0.8
14 × 14
—
—
—
80
0.65
14 × 14
104
0.8
0.8
100
0.5
14 × 14
120
0.65
0.8
120
0.4
10 × 10
64
0.8
0.8
44
0.8
10 × 10
72
0.65
0.8
52
0.65
10 × 10
—
—
—
64
0.5
Hong, Heng Wan, Yip, Tian Siang, Tan, Joo Hong, Lee, Choon Muah, Koh, Liang Kng Ian
| Patent | Priority | Assignee | Title |
| Patent | Priority | Assignee | Title |
| 5329705, | Feb 16 1993 | OSSUR HF | Footgear with pressure relief zones |
| 5767566, | Oct 18 1995 | Kabushiki Kaisha Toshiba | Plastic mold type semiconductor device |
| 5977615, | Dec 24 1996 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Lead frame, method of manufacturing lead frame, semiconductor device and method of manufacturing semiconductor device |
| 6150709, | Jun 21 1996 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Grid array type lead frame having lead ends in different planes |
| 6225146, | Dec 23 1997 | MATSUSHITA ELECTRIC INDUSTRIAL CO , LTD | Lead frame, method of manufacturing lead frame, semiconductor device and method of manufacturing semiconductor device |
| 6642609, | Sep 01 1999 | III Holdings 12, LLC | Leadframe for a semiconductor device having leads with land electrodes |
| 6713322, | Mar 27 2001 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Lead frame for semiconductor package |
| 20020140061, | |||
| JP10242363, | |||
| JP3184366, | |||
| JP3289162, | |||
| JP6252333, | |||
| JP9219488, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Mar 20 2009 | Infineon Technologies AG | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Sep 13 2010 | ASPN: Payor Number Assigned. |
| Sep 15 2010 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
| Sep 11 2014 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Sep 11 2018 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| Aug 17 2013 | 4 years fee payment window open |
| Feb 17 2014 | 6 months grace period start (w surcharge) |
| Aug 17 2014 | patent expiry (for year 4) |
| Aug 17 2016 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Aug 17 2017 | 8 years fee payment window open |
| Feb 17 2018 | 6 months grace period start (w surcharge) |
| Aug 17 2018 | patent expiry (for year 8) |
| Aug 17 2020 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Aug 17 2021 | 12 years fee payment window open |
| Feb 17 2022 | 6 months grace period start (w surcharge) |
| Aug 17 2022 | patent expiry (for year 12) |
| Aug 17 2024 | 2 years to revive unintentionally abandoned end. (for year 12) |