The present invention discloses a method of manufacturing a liquid crystal display device including a first photolithography process forming a gate electrode on a substrate; a second photolithography process including: a) depositing sequentially a gate insulating layer, first and second semiconductor layers, and a metal layer; b) applying a first photoresist on the metal layer; c) aligning a first photo mask with the substrate; d) light exposing and developing the first photoresist to produce a first photoresist pattern; e) etching the metal layer using a first etchant, the first etchant ashing the first photoresist pattern on a predetermined portion of the metal layer to produce a second photoresist pattern, thereby exposing the predetermined portion of the metal layer; and f) etching the gate insulating layer, the first and second semiconductor layer, and the predetermined portion of the metal layer using a second etchant according to the second photoresist pattern to form source and drain electrodes, an ohmic contact layer, and an active area; a third photolithography process forming a passivation film and a contact hole; and a fourth photolithography process forming a pixel electrode connecting with the drain electrode through the contact hole.
|
0. 16. A liquid crystal display device comprising:
a thin film transistor made from;
forming a gate electrode on a substrate;
forming a gate insulating layer, a semiconductor layer, and a metal layer over the gate electrode;
forming a photoresist over the metal layer, the photoresist including a central portion having a first thickness and a side portion having a second thickness, the first thickness being smaller than the second thickness; and
selectively removing the metal layer and the semiconductor layer including portions of the metal layer below the central portion of the photoresist to form source and drain electrodes and a channel;
a data line and a gate line defining a pixel region, the data line have a first width, the width of the data line being smaller than a width of the semiconductor layer.
0. 1. A method of manufacturing a liquid crystal display device, comprising:
a first photolithography process forming a gate electrode on a substrate;
a second photolithography process including:
a) depositing sequentially a gate insulating layer, a semiconductor layer, and a metal layer;
b) applying a first photoresist on the metal layer;
c) aligning a first photo mask with the substrate;
d) light exposing and developing the first photoresist to produce a first photoresist pattern;
e) etching the metal layer using a first etchant, the first etchant ashing the first photoresist pattern on a portion of the metal layer to produce a second photoresist pattern, thereby exposing the portion of the metal layer; and
f) etching the gate insulating layer, the semiconductor layer, and the portion of the metal layer using a second etchant according to the second photoresist pattern to form source and drain electrodes, an ohmic contact layer, and an active area;
a third photolithography process forming a passivation film and a contact hole; and
a fourth photolithography process forming a pixel electrode connecting with the drain electrode through the contact hole.
0. 2. The method of
0. 3. The method of
0. 4. The method of
0. 5. The method of
0. 6. The method of
0. 7. The method of
0. 8. The method of
0. 9. The method of
0. 10. The method of
0. 11. The method of
0. 12. The method of
0. 13. The method of
0. 14. The method of
0. 15. The method of
0. 17. The liquid crystal display device according to
|
More than one reissue application has been filed for the reissue of U.S. Pat. No. 6,337,284. The reissue applications are application Ser. No. 11/984,431 which is a Divisional Reissue Application of Reissue U.S. patent application Ser. No. 10/752,486, filed on Jan. 7, 2004, now U.S. Pat. No. RE 40,028, which is a Reissue of U.S. patent application Ser. No. 09/580,590 now U.S. Pat. No. 6,337,284, which claims priority to Korean Patent Application No. 99-19145, all of which are hereby incorporated by reference as if fully set forth herein.
This application claims the benefit of Korean Patent Application No. 1999-19145, filed on May 27, 1999, under 35U.S.C. §119, the entirety of which is hereby incorporated by reference.
1. Field of the Invention
The present invention relates to a liquid crystal display device, and more particularly to a liquid crystal display device fabricated through four photolithography processes and a method of fabricating the same.
2. Description of the Related Art
As shown in
The LCD device described above is completed through five photolithography processes.
Hereinafter, a method of fabricating the conventional LCD device will be explained in detail.
First, a gate electrode 60a shown in
In the first photolithography process, a metal layer (not shown) of Mo or Cr is deposited on the transparent substrate 10 and then a photoresist is applied on the metal layer. Then, a first photo-mask (not shown) is located over the substrate 10, and light exposure and developing processes are performed to etch the metal layer so that the gate electrode 60a is formed. Finally, the photoresist remaining on the metal layer is removed, leaving the gate electrode 60a on transparent substrate 10 as shown in FIG. 2A.
Second, a gate insulating layer 50, the a-Si layer 80a, and a n+ a-Si layer 80b shown in
As shown in
Third, the source electrode 70a and the drain electrode 70b shown in
As shown in
Fourth, the passivation layer 55 having the contact hole 30 shown in
An inorganic material such as a nitride or oxide of silicon (SiNx or SiOx, respectively) or an organic material such as bis-benzocyclobutene (BCB) is deposited on the source electrode 70a and the drain electrode 70b. After that, the positive type photoresist (not shown) is applied, and then light exposure and developing processes are performed using a fourth photo-mask (not shown) to form a photoresist pattern. Then, the passivation layer 55 is formed through an etching process. After the etching process, the photoresist pattern remaining on the passivation layer 55 is removed.
Fifth, the pixel electrode 40 to be connected to the drain electrode 76b shown in
A metal layer such as indium tin oxide (ITO) is deposited on the passivation layer 55. After that, the positive type photoresist (not shown) is applied, and then light exposure and developing processes are performed using a fifth photomask (not shown), thereby forming a photoresist pattern. In accordance with the photoresist pattern, the metal layer is etched so that the pixel electrode 40 is formed. After the etching process, the photoresist pattern remaining on the pixel electrode 40 is removed.
The photolithography process described above includes the steps of: cleaning a substrate; applying a photoresist; soft-baking the photoresist; aligning a photo-mask; light-exposing the photoresist; developing the photoresist; inspecting the array substrate; hard-baking the photoresist; etching a portion that the photoresist does not cover; inspecting the array substrate; and removing the photoresist.
Since the photolithography process includes the complex steps described above, as the number of photolithography processes increases, the inferiority rate become greater, leading to a low yield. In other words, reliability of the manufacturing process varies inversely proportional to the number of photolithography processes performed.
An object of the present invention is to provide a liquid crystal display device fabricated through four photolithography processes.
Another object of the present invention is to increase yield and to reduce the production cost of TFT fabrication.
To achieve the above objects, the present invention provides a method of manufacturing a liquid crystal display device including a first photolithography process forming a gate electrode on a substrate; a second photolithography process including: a) depositing sequentially a gate insulating layer, first and second semiconductor layers, and a metal layer; b) applying a first photoresist on the metal layer; c) aligning a first photo mask with the substrate; d) light exposing and developing the first photoresist to produce a first photoresist pattern; e) etching the metal layer using a first etchant, the first etchant ashing the first photoresist pattern on a predetermined portion of the metal layer to produce a second photoresist pattern, thereby exposing the predetermined portion of the metal layer; and f) etching the gate insulating layer, the first and second semiconductor layer, and the predetermined portion of the metal layer using a second etchant according to the second photoresist pattern to form source and drain electrodes, an ohmic contact layer, and an active area; a third photolithography process forming a passivation film and a contact hole; and a fourth photolithography process forming a pixel electrode contacting with the drain electrode through the contact hole.
The first etchant contains Cl2/O2 gas and the second etchant contains SF6/HCl or SF6/H2/Cl2 gas. The source and drain electrodes are made of a metal selected from a group consisting of Cr, Mo, Al, and Al alloy, and the first semiconductor layer comprises an amorphous silicon and the second semiconductor layer comprises an amorphous silicon doped with n-type impurity.
For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which like reference numerals denote like parts, and in which:
Reference will now be made in detail to the preferred embodiment of the present invention, example of which is illustrated in the accompanying drawings.
As shown in
Referring to
In a second photolithography process, as shown in
Further, as shown in
Continually, as shown in
And then, as shown in
Further, the exposed portion of the metal layer 170 and the central portion of the n+ a-Si layer 80b corresponding to the exposed portion of the metal layer 170 are etched by a third etchant preferably containing Cl2/O2 gas, thereby forming an ohmic contact layer, and source and drain electrodes 70a and 70b. At this time, the photoresist pattern 88a functions as a mask.
Subsequently, as shown in
In a third photolithography process, as shown in
In a fourth photolithography process, as shown in
Accordingly, the substantially important components of liquid crystal display device according to the preferred embodiment of the present invention are completed by four photolithography processes described above.
In the present invention, since the a-Si layer 80a, the n+ a-Si layer 80b and the source and drain electrodes are simultaneously formed through the same photolithography process, that is, by the diffraction light exposure using the second photo-mask, it is possible to manufacture the LCD device through the four lithography processes, thereby increasing the yield and reducing the production cost by decreasing the inferiority rate due to many photolithography processes.
It is further understood by those skilled in the art that the foregoing description is a preferred embodiment of the disclosed device and that various changes and modification may be made in the invention without departing from the spirit and scope thereof.
Hwang, Kwangjo, Han, Changwook
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
4231811, | Sep 13 1979 | Intel Corporation | Variable thickness self-aligned photoresist process |
5032531, | Jul 08 1988 | Hitachi, Ltd. | Method of manufacturing active matrix panel |
5427962, | Nov 15 1991 | Casio Computer Co., Ltd. | Method of making a thin film transistor |
5943559, | Jun 23 1997 | Gold Charm Limited | Method for manufacturing liquid crystal display apparatus with drain/source silicide electrodes made by sputtering process |
5985766, | Feb 27 1997 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor processing methods of forming a contact opening |
5998229, | Jan 30 1998 | SAMSUNG DISPLAY CO , LTD | Methods of manufacturing thin film transistors and liquid crystal displays by plasma treatment of undoped amorphous silicon |
6043511, | Dec 29 1995 | SAMSUNG DISPLAY CO , LTD | Thin film transistor array panel used for a liquid crystal display having patterned data line components |
6255130, | Nov 19 1998 | SAMSUNG DISPLAY CO , LTD | Thin film transistor array panel and a method for manufacturing the same |
6255668, | Jun 05 1998 | MAGNACHIP SEMICONDUCTOR LTD | Thin film transistor with inclined eletrode side surfaces |
6287899, | Dec 31 1998 | SAMSUNG DISPLAY CO , LTD | Thin film transistor array panels for a liquid crystal display and a method for manufacturing the same |
6335276, | Nov 26 1998 | SAMSUNG DISPLAY CO , LTD | Method for manufacturing a thin film transistor array panel for a liquid crystal display and a photolithography method for fabricating thin films |
6410211, | Nov 25 1998 | LG DISPLAY CO , LTD | Method for manufacturing a liquid crystal display device |
6441399, | Apr 22 1994 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor integrated system |
6774969, | Oct 22 2001 | SAMSUNG DISPLAY CO , LTD | Liquid crystal display device and method for manufacturing the same |
20050145844, | |||
20090184319, | |||
JP728074, | |||
KR9759801, | |||
KR978662, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Nov 16 2007 | LG Display Co., Ltd. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Mar 15 2013 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
May 07 2013 | ASPN: Payor Number Assigned. |
Date | Maintenance Schedule |
Sep 07 2013 | 4 years fee payment window open |
Mar 07 2014 | 6 months grace period start (w surcharge) |
Sep 07 2014 | patent expiry (for year 4) |
Sep 07 2016 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 07 2017 | 8 years fee payment window open |
Mar 07 2018 | 6 months grace period start (w surcharge) |
Sep 07 2018 | patent expiry (for year 8) |
Sep 07 2020 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 07 2021 | 12 years fee payment window open |
Mar 07 2022 | 6 months grace period start (w surcharge) |
Sep 07 2022 | patent expiry (for year 12) |
Sep 07 2024 | 2 years to revive unintentionally abandoned end. (for year 12) |