A termoelectric thermoelectric device and method for manufacturing the thermoelectric device. The thermoelectric thermoelectric device includes at least one deposited film of a thermoelectric material having opposed first and second major surfaces separated by a thickness of the at least one deposited film with the at least one deposited film being patterned to define a plurality of thermoelements arranged in a matrix pattern having rows of alternating conductivity type, a first header having formed thereon a first interconnecting member with the first header mounted on the first major surface of the deposited film such that the first interconnecting member is connected to one side of the plurality of thermoelements and connects adjacent thermoelements of an opposite conductivity type, and a second header having formed thereon a second interconnecting member with the second heads mounted on the second major surface of the deposited film such that the second interconnecting member is connected to an opposite side of said plurality of thermoelements and connects adjacent thermoelements of an opposite conductivity type.
|
0. 44. A thermoelectric system comprising:
a header; and
a patterned thermoelectric material deposited directly on the header.
0. 30. An electronic device comprising:
a chip;
a thermoelectric device comprising plural series connected thermoelements disposed in contact with the chip; and
said thermoelements comprising a deposited high zt thermoelectric film having opposed first and second major surfaces separated by a thickness of the deposited thermoelectric film, one of said opposed first and second major surfaces being in contact with said chip.
25. A method of manufacturing a thermoelectric device, comprising:
disposing a first conductivity type film on a first header with the first conductivity type film including at least one deposited film of a thermoelectric material having opposed first and second major surfaces separated by a thickness of the at least one deposited film and one of the first and second major surfaces contacting the header;
patterning said film to form sections;
selectively converting the first conductivity type of selected ones of the patterned sections to a second conductivity type to define first thermoelements of the first conductivity type and second thermoelements of the second conductivity type; and
connecting electrically first thermoelements having a first conductivity type to adjacent thermoelements having said second conductivity type.
1. A thermoelectric device, comprising:
at least one deposited film of a thermoelectric material having opposed first and second major surfaces separated by a thickness of the at least one deposited film, said deposited film being patterned to define a plurality of thermoelements;
a first header having formed thereon a first interconnecting member, said first header mounted on the first major surface of the deposited film such that the first interconnecting member is connected to one side of said plurality of thermoelements and connects adjacent thermoelements of an opposite conductivity type; and
a second header having formed thereon a second interconnecting member, said second header mounted on the second major surface of the deposited film such that the second interconnecting member is connected to an opposite side of said plurality of thermoelements and connects adjacent thermoelements of an opposite conductivity type.
12. A method of manufacturing a thermoelectric device, comprising:
depositing on a first substrate at least one thermoelectric film of a first conductivity type having first opposed surfaces separated by a thickness of the at least one thermoelectric film of a first conductivity type;
depositing on a second substrate at least one thermoelectric film of a second conductivity type having second opposed surfaces separated by a thickness of the at least one thermoelectric film of a second conductivity type;
dividing the first substrate to form a first plurality of thermoelectric segments of the first conductivity type;
dividing the second substrate to form a second plurality of thermoelectric segments of the second conductivity type;
arranging said first and second opposed surfaces of said first and second plurality of thermoelectric segments on a first header in an alternating pattern of said first and second thermoelectric segments separated by a predetermined distance and using the first header to connect adjacent of said first and second thermoelectric segments;
removing the first and second substrates;
patterning said first and second plurality of thermoelectric segments to form a plurality of first and second thermoelements, respectively, said first and second thermoelements having first major surfaces interconnected via the first header and second major surfaces; and
mounting a second header on the second major surface of the thermoelements and using the second header to connect at least one of said first thermolements to at least one of said second thermoelements.
2. A device as recited in
said thermoelements being arranged in a matrix pattern having rows of alternating conductivity type.
3. A device as recited in
4. A device as recited in
said matrix pattern being m by n in size, where n is odd and m>>n.
5. A device as recited in
6. A device as recited in
7. A device as recited in
9. A device as recited in
10. A device as recited in
L1 is in a range of 1 mm to 5 mm,
L2 is in a range of 1 mm to 5 mm,
W1 is in a range of 5 to 50 μm, and
W2 is in a range of 5 to 50 μm.
11. A device as recited in
D is approximately 10 μm, and
C is in a range of ˜2 to 10 μm.
13. A method as recited in
depositing the at least one thermoelectric film of a first conductivity type and the at least one thermoelectric film of a second conductivity type with a thickness no more than approximately 10 microns on respective first and second substrates.
14. A method as recited in
disposing one of the said first thermoelements and an adjacent one of said second thermoelements on one of said conductive members of said first header to form a plurality of thermoelement pairs;
forming a conductive material on an upper surface of each of said first and second thermoelements; and
disposing said conductive members of said second header on said conductive material on said first and second thermoelements to connect said pairs of thermoelements in series.
15. A method as recited in
connecting said first header to a heat source; and
applying voltages to members of said first and second headers so that a current flows from a top to a bottom of said first thermoelement of a pair and from a bottom to a top of said second thermoelement of said pair.
16. A method as recited in
disposing a film on said first header;
patterning said film to form sections; and
selectively doping said sections.
17. A method as recited in
forming said segments using a film having a thickness of no more than approximately 10 microns from a material selected from the group consisting of superlattice materials, quantum well structured materials and quantum dot structured materials.
18. A method as recited in
patterning said segments to form said first and second elements in a matrix pattern with said first thermoelements having a width W1 and a length L1 and said second elements having a width W2 and a length L2;
separating said first and second thermoelements by a first distance C in a row direction and a second distance D in a column direction such that C, D are less than L1, L2, W1, W2.
19. A method as recited in
using as a first header a backside of an integrated circuit chip.
20. A method as recited in
21. A method as recited in
using a first header comprising a backside of an integrated circuit chip.
22. A method as recited in
using a first header comprising a backside of an integrated circuit chip; and
extracting heat from said chip for power generation.
23. A method as recited in
L1 in a range of 1 mm to 5 mm,
L2 in a range of 1 mm to 5 mm,
W1 in a range of 5 to 50 μm, and
W2 in a range of 5 to 50 μm.
24. A method as recited in
D approximately 10 μm, and
C in a range of ˜2 to 10 μm.
26. A method as recited in
27. A method as recited in
disposing on connected said firs thermoelements and said adjacent thermoelements a second header comprising a backside of an integrate circuit chip.
28. A method as recited in
29. A method as recited in
utilizing as the first header a head metallized to electrically connect adjacent thermoelements of opposite conductivity type.
0. 31. The electronic device of
0. 32. The electronic device of
0. 33. The electronic device of
0. 34. The electronic device of
0. 35. The electronic device of
0. 36. The electronic device of
0. 37. The electronic device of
0. 38. The electronic device of
0. 39. The electronic device of
0. 40. The electronic device of
a first interconnecting member connected to one side of said thermoelements and connecting adjacent thermoelements of an opposite conductivity type.
0. 41. The electronic device of
a header having formed thereon a second interconnecting member, said second header mounted to the second major surface of the deposited thermoelectric film such that the second interconnecting member is connected to an opposite side of said thermoelements and connects said adjacent thermoelements of an opposite conductivity type.
0. 42. The electronic device of
0. 43. The electronic device of
0. 45. The thermoelectric system of
an integrated circuit chip thermally coupled to the thermoelectric material through the header.
0. 46. The thermoelectric system of
a deposited thermoelectric film having opposed first and second major surfaces separated by a thickness of the deposited thermoelectric film, one of said opposed first and second major surfaces being in contact with said header.
0. 47. The thermoelectric system of
0. 48. The thermoelectric system of
0. 49. The thermoelectric system of
0. 50. The thermoelectric system of
0. 51. The thermoelectric system of
0. 52. The thermoelectric system of
0. 53. The thermoelectric system of
0. 54. The thermoelectric system of
0. 55. The thermoelectric system of
0. 56. An electronic device according to
a header including thereon second interconnecting members, said header mounted on the second major surfaces of the thermoelements such that the thermoelements are between the chip and the header and such that the second interconnection members connect adjacent thermoelements of opposite conductivity types.
|
This application claims benefit of Provisional Appln No. 60/042,845 filed Mar. 31, 1997.
i.e. by direct deposition). The type-conversion can be performed at a convenient stage in the manufacturing process, such as when the device has the structure shown in
The backside of an integrated circuit chip may be used as the cooling or power header. The backside, especially if it is electrically conducting, needs to be suitably modified to confine the electrical current to the thermoelectric element. One example of suitable preparation is p-n junction isolation in the backside of the chip whereby the current is made to flow through the intended thermoelectric electric elements, i.e. is confined to the elements, and is not shunted by the conducting backside of the chip. Other modifications of the backside are possible to achieve similar confinement of the current.
The backside of the chip should be of good thermal conductivity. The backside then may be used to extract heat which could be used for other purposes such as power generation. For example, the power generated using the heat could be used provide power to other circuits or to other cooling devices.
The BASIC-TFTD according to the invention is scalable to a variety of heat loads and is manufacturable in large volume (area). It is amenable to automation, is compatible with cascading or multi-staging (leading to a smaller ΔT per stage for a higher coefficient of performance in a refrigerator or for higher efficiency in a power generator) and is equally applicable to both cooling and power generation.
Obviously, numerous modifications and variations os the present invention are possible in light of the above teachings. It is therefore to be understood that, within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.
Patent | Priority | Assignee | Title |
8026567, | Dec 22 2008 | Taiwan Semiconductor Manufactuirng Co., Ltd. | Thermoelectric cooler for semiconductor devices with TSV |
8208252, | Nov 05 2009 | WSOU Investments, LLC | Infrared energy powered cooling apparatus and computer chassis comprising same |
8866309, | Dec 30 2011 | Industrial Technology Research Institute | Chip package structure |
Patent | Priority | Assignee | Title |
3076051, | |||
3261079, | |||
3379577, | |||
3781176, | |||
3930303, | Feb 15 1974 | Compagnie Industrielle des Telecommunications Cit-Alcatel | Method for manufacturing compact thermoelectric modules |
4054478, | May 25 1976 | Nu-Pak Corporation | Method of manufacturing a thermoelectric device |
4081895, | Sep 30 1975 | Snamprogetti, S.p.A. | Method for constructing a thermoelectric module and the module so obtained |
4149025, | Nov 16 1977 | Method of fabricating thermoelectric power generator modules | |
4343960, | Nov 20 1979 | Building Research Institute, Ministry of Construction; Ryoko Electronic Industries Ltd.; Eko Instruments Trading Co., Ltd. | Thermopile and process for manufacturing same |
4444991, | Mar 15 1982 | Omnimax Energy Corporation | High-efficiency thermopile |
4493939, | Oct 31 1983 | Litton Systems, Inc | Method and apparatus for fabricating a thermoelectric array |
4902648, | Jan 05 1988 | Agency of Industrial Science and Technology | Process for producing a thermoelectric module |
4971632, | Jun 23 1987 | BRITISH GAS PLC, 152 GROSVENOR RD , LONDON SW1V 3JL, ENGLAND | Miniature thermoelectric converters |
4983225, | Jun 23 1987 | British Gas PLC | Process of manufacturing miniature thermoelectric converters |
5006505, | Aug 08 1988 | Raytheon Company | Peltier cooling stage utilizing a superconductor-semiconductor junction |
5286304, | Oct 24 1991 | Enerdyne Corporation | Thermoelectric device and method of manufacturing |
5411599, | Sep 20 1993 | The United States of America as represented the Secretary of the Army | Thermoelectric device utilizing nanoporous material |
5415699, | Jan 12 1993 | Massachusetts Institute of Technology | Superlattice structures particularly suitable for use as thermoelectric cooling materials |
5416046, | Jan 18 1994 | Method for making semiconductor heat-cooling device having a supporting mesh | |
5436467, | Jan 24 1994 | HI-Z TECHNOLOGY, INC | Superlattice quantum well thermoelectric material |
5900071, | Jan 12 1993 | Massachusetts Institute of Technology | Superlattice structures particularly suitable for use as thermoelectric materials |
5952728, | Nov 13 1995 | NGK Insulators, Ltd; NISSAN MOTOR CO , LTD | Thermoelectric conversion module having channels filled with semiconducting material and insulating fillers |
5956569, | Oct 24 1997 | TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD. | Integrated thermoelectric cooler formed on the backside of a substrate |
6060656, | Mar 16 1998 | Massachusetts Institute of Technology | Si/SiGe superlattice structures for use in thermoelectric devices |
6107645, | Oct 31 1997 | Fujitsu Limited | Thermoelectric system using semiconductor |
6365821, | Jul 24 2000 | Intel Corporation | Thermoelectrically cooling electronic devices |
EP447020, | |||
RE30652, | Sep 30 1975 | Snamprogetti S.p.A. | Method for constructing a thermoelectric module and the module so obtained |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 31 1998 | Nextreme Thermal Solutions, Inc. | (assignment on the face of the patent) | / | |||
Mar 23 2005 | Research Triangle Institute | NEXTREME THERMAL SOLUTIONS, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 016686 | /0166 | |
Dec 31 2016 | LAIRD DURHAM, INC | LAIRD TECHNOLOGIES, INC | MERGER SEE DOCUMENT FOR DETAILS | 041929 | /0621 | |
Mar 31 2019 | LAIRD TECHNOLOGIES, INC | LAIRD THERMAL SYSTEMS, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 050567 | /0729 |
Date | Maintenance Fee Events |
Mar 28 2013 | STOL: Pat Hldr no Longer Claims Small Ent Stat |
May 16 2013 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
May 16 2013 | M1556: 11.5 yr surcharge- late pmt w/in 6 mo, Large Entity. |
Date | Maintenance Schedule |
Oct 05 2013 | 4 years fee payment window open |
Apr 05 2014 | 6 months grace period start (w surcharge) |
Oct 05 2014 | patent expiry (for year 4) |
Oct 05 2016 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 05 2017 | 8 years fee payment window open |
Apr 05 2018 | 6 months grace period start (w surcharge) |
Oct 05 2018 | patent expiry (for year 8) |
Oct 05 2020 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 05 2021 | 12 years fee payment window open |
Apr 05 2022 | 6 months grace period start (w surcharge) |
Oct 05 2022 | patent expiry (for year 12) |
Oct 05 2024 | 2 years to revive unintentionally abandoned end. (for year 12) |