input buffer circuitry that prevents high voltage output from high voltage circuitry from being applied to connected low voltage circuitry. An input of the input buffer circuitry receives signals from the high voltage circuitry. pinch-off circuitry receives the input signals and prevents voltage above a threshold voltage from being applied to an output of the pinch-off circuitry. Boost circuitry controls the threshold voltage of the pinch-off circuitry and pull-up circuitry draws voltage from the output of the pinch-off circuitry to regulate the control by the booster circuitry.
|
0. 30. A method for providing a buffer between a first circuit operating at a first voltage and a second circuit operating at a second voltage, the method comprising:
receiving a signal from said second circuit, wherein the signal has said second voltage;
receiving a supply voltage and then applying a source voltage to pinch-off circuitry in response to said supply voltage, wherein said pinch-off circuitry is configured to prevent a voltage above a threshold voltage from being applied from an output of said pinch-off circuitry to said first circuit; and
applying a voltage corresponding to said first voltage to said output of said pinch-off circuitry in response to the source voltage.
1. An input buffer circuitry that connects low power circuitry to high power circuitry wherein said low power circuitry operates at a first voltage and said high power circuitry operates at a second voltage that is greater than said first voltage comprising:
an input that receives signals at said second voltage from said high power circuitry;
pinch-off circuitry that receives said signals and prevents voltage above a threshold voltage from being applied to an output of said pinch-off circuitry wherein said pinch-off circuitry includes a first pinch-off transistor and a second pinch-off transistor and wherein said first pinch-off transistor and said second pinch-off transistor are n-channel transistors;
boost circuitry that controls said threshold voltage of said pinch-off circuitry; and
pull-up circuitry that connects to said output of said pinch-off circuitry to draw current from said output of said pinch-off circuitry.
0. 20. An input buffer circuit connecting a first circuit to a second circuit, wherein said first circuit operates at a first voltage and said second circuit operates at a second voltage that is greater than said first voltage, the input buffer circuit comprising:
pinch-off circuitry configured to receive said second voltage from said second circuit and to prevent a voltage above a threshold voltage from being applied to an output of said pinch-off circuitry, wherein said pinch-off circuitry comprises both a first pinch-off transistor and a second pinch-off transistor, and wherein said first pinch-off transistor and said second pinch-off transistor are N-channel transistors; and
boost circuitry, including a transistor, configured to receive a supply voltage and to apply a source voltage to said pinch-off circuitry in response to said supply voltage, wherein said pinch-off circuitry is further configured to apply a voltage corresponding to said first voltage to said output of said pinch-off circuitry in response to said source voltage.
2. The input buffer circuitry of
3. The input buffer circuitry of
4. The input buffer circuitry of
5. The input buffer circuitry of
a source of said pinch-off transistor connected to said input;
a drain of said pinch-off circuit transistor connected to buffer circuitry and said pull-up circuitry; and
a gate of said pinch-off transistor connected to said boost circuitry.
8. The input buffer circuitry of
a source of said pull-up transistor connected to a power supply;
a drain of said pull-up transistor connected to said gate of said pinch-off transistor; and
a gate of said pull-up transistor is connected to ground.
10. The input buffer circuitry of
11. The input buffer circuitry of
an input of said bootstrap capacitor connected to said drain of said pinch-off capacitor transistor; and
an output of said bootstrap capacitor connected to said drain of said pull-up transistor.
12. The input buffer circuitry of
a source of said first pinch-off transistor connected to said input;
a drain of said first pinch-off circuit transistor connected to buffer circuitry and said pull-up circuitry;
a gate of said first pinch-off transistor connected to said boost circuitry;
a source of said second pinch-off transistor connected to said input;
a drain of said second pinch-off circuit transistor connected to said buffer circuitry and said pull-up circuitry; and
a gate of said second pinch-off transistor connected to a power supply.
13. The input buffer circuitry of
14. The input buffer circuitry of
15. The input buffer circuitry of
a source of said pull-up transistor connected to said power supply; and
a drain of said pull-up transistor connected to said gate of said first pinch-off transistor.
16. The input buffer circuitry of
a first reverse bias diode; and
a second reverse bias diode.
17. The input buffer circuitry of
18. The input buffer circuitry of
19. The input buffer circuitry of
a source of said first reverse bias diode transistor connected to said drain of said first pinch-off transistor and said drain of said second pinch-off transistor;
a drain of said first reverse bias diode transistor connected to a source of said second reverse bias diode transistor;
a gate of said first reverse bias diode transistor connected to said drain of said first pinch-off transistor and said drain of said second pinch-off transistor;
a drain of said second pinch-off transistor connected to said gate and said drain of said pull-up transistor and said gate of said first pinch-off transistor; and
a gate of said second pinch-off transistor connected to said gate and said drain of said pull-up transistor and said gate of said first pinch-off transistor.
0. 21. The input buffer circuit of
0. 22. The input buffer circuit of
a source of said transistor in said boost circuitry is connected to a power supply;
a drain of said transistor in said boost circuitry is connected to a gate of a pinch-off transistor in said pinch-off circuitry; and
a gate of said transistor in said boost circuitry is connected to ground.
0. 23. The input buffer circuit of
0. 24. The input buffer circuit of
0. 25. The input buffer circuit of
0. 26. The input buffer circuit of
0. 27. The input buffer circuit of
0. 28. The input buffer circuit of
0. 29. The input buffer circuit of
0. 31. The method of
0. 32. The method of
a source connected to a power supply;
a drain connected to a gate of a pinch-off transistor in said pinch-off circuitry; and
a gate connected to ground.
0. 33. The method of
0. 34. The method of
0. 35. The method of
0. 36. The method of
0. 37. The method of
0. 38. The method of
|
|||||||||||||||||||||||||||
This application claims priority to provisional application 60/373,744 filed on Apr. 17, 2002, and which is hereby explicitly incorporated by reference as if set forth below. This application is a reissue application for U.S. Pat. No. 6,844,770 issued on Jan. 18, 2005, which claims priority to U.S. provisional application 60/373,744 filed on Apr. 17, 2002, which is incorporated by reference in its entirety herein.
1. Field of the Invention
The present invention relates to an input buffer. More particularly, this invention relates to a low power input buffer. Still more particularly, this invention relates to a low power input buffer that is tolerant of a 5 volt input.
2. The Prior Art
Most electronic devices used in today's society are made up of many different integrated circuits. The integrated circuits in these devices are becoming denser as the dimensions of semiconductors components of the integrated circuits decrease. The decreased dimensions of the semiconductor components allow for faster devices that do not require as much power to operate. For example, many conventional components used to require 5 volts of power to operate. However, many current semiconductor components, such as transistors require approximately 3.3 volts to operate. The use of components having lower power requirements is important in mobile devices such as laptop computers and cellular telephones. The lower power allows a power supply in the device, such as a battery, to last longer and be smaller.
It is a problem that many devices still incorporate integrated circuits with the older high-powered components and integrated circuits with the new, lower power components. These devices may connect the lower power integrated circuits to high-powered integrated circuits. Thus, an integrated circuit operating on a lower voltage may receive an input at a higher voltage. This is a particular problem when an input of a higher voltage from a high voltage integrated circuit is applied to the lower voltage integrated circuit.
The particular problem is that the thin film oxide of the low voltage integrated circuit may suffer oxide breakdown from exposure to a voltage higher than the maximum supply voltage. This will cause catastrophic damage to the components of the low voltage integrated circuit.
One solution to this problem is shown by the input circuit 100 of FIG. 1. In input buffer circuit 100, high voltage integrated circuit 101 applies high voltage signals to path 102. An N-channel transistor 110 is connected to path 102 to prevent damage to the lower power integrated circuit. A source of transistor 110 connects to path 102. A drain of transistor 110 connects to path 103. A gate of transistor 110 connects to a supply voltage VDD via path 104. In this exemplary embodiment, the supply voltage VDD is 3.3 volts and the input signals are 5 volts.
Path 103 connects the drain of transistor 110 to the input buffer. In this exemplary prior art embodiment, the input buffer is an inverter 106. Inverter 106 is powered by supply voltage Vdd via path 113.
A high voltage signal from high voltage integrated circuit 101 causes transistor 110 to pinch off when the input voltage exceeds a gate voltage, Vg minus a threshold voltage, Vth. In this exemplary embodiment, the threshold voltage, Vth, is 0.6 volts. Therefore, the pinch off voltage passed through transistor 110 is 2.7 volts.
It is a problem with circuit 100 that the highest voltage that may pass through transistor 110 is the pinch off voltage. This causes inverter 106 to be partially biased. Thus, a static “totem pole” current is caused when the input signal from the integrated circuit 101 is high.
It is a problem with circuit 200 that when the input from high voltage integrated circuit 101 transitions from low to high, there is a mid-range voltage at which the input buffer changes state which causes voltage to be applied to the gate of transistor 220. The application of voltage opens transistor 220. This may cause a violation of input leakage specifications that are typically 10 μamps.
Thus, there is a need in the art for a low power input buffer tolerant of high voltages that solves the above and other problems.
The above and other problems in the art are solved by the input buffer circuitry designed in accordance with this invention. The input buffer circuitry designed in accordance with this invention connects low voltage circuitry to high voltage circuitry and prevents high voltage signals from the high voltage circuitry to be applied to low voltage circuitry in order to prevent damage to the low voltage circuitry.
In accordance with this invention, the input buffer circuitry is configured in the following manner. An input receives signals from the high voltage circuitry.
Pinch-off circuitry receives the signals from the input and prevents voltage in the signals that are above a threshold voltage from being applied to an output of said pinch-off circuitry. Boost circuitry controls the threshold voltage of the pinch-off circuitry and pull-up circuitry connects to the output of the pinch-off circuitry to draw voltage from the output of the pinch-off circuitry to regulate the control by the boost circuitry.
The following description of exemplary embodiments of this invention is not intended to limit the scope of the invention to these embodiments, but rather to enable any person skilled in the art to make and use the invention.
A source of pinch-off transistor 310 connects to path 305. The drain of pinch-off transistor 310 connects to path 312. The gate of pinch-off transistor 310 is connected to boost circuitry 325 via path 330. Preferably, pinch-off transistor 310 is an N-channel MOS transistor. Although one skilled in the art will recognize that other types of transistors may be used with some modifications to the configuration.
Boost circuitry 325 connects via path 330 to the gate of pinch-off transistor 310 and via path 332 to power supply Vdd. Preferably, power supply Vdd is 3.3 volts. Booster circuitry 325 increases the voltage applied to the gate of pinch-off transistor 310 to allow the voltage value passed through pinch-off transistor 310 to be increased. Booster circuitry 325 may be connected to pull-up circuitry 320 via path 337. The connection to pull-up circuitry 320 allows booster circuitry 325 to control the increase of voltage passed through pinch-off transistor 310 based on the voltage of pull-up circuitry 320.
Pull-up circuitry 320 connects to path 312 to draw current from path 312. Pull-up circuitry 320 may connect to the output of input buffer circuitry 300 via path 338 to control the amount of current pulled based upon the voltage at the output. Pull-up circuitry 320 may also connect to boost circuitry 325 via path 337. This allows boost circuitry 325 to control the amount of voltage passing through pinch-off transistor 310 based upon the amount of current drawn by pull-up circuitry 320.
Buffer circuitry, such as inverter 315, is connected to the drain of pinch-off transistor 310 via path 312. The buffer circuitry provides the signal to low voltage circuitry (Not Shown) via path 313.
Pinch-off transistor 410 is a transistor used to pinch off excessive voltage received from high voltage integrated circuit 401. A source of pinch-off transistor 410 connects to path 405. The drain of pinch-off transistor 410 connects to path 412. The gate of pinch-off is connected to the drain of pull-up transistor 425 via path 430. Preferably, pinch-off transistor 410 is a N-channel MOS transistor. Although one skilled in the art will recognize that other types of transistors may be used with some modifications to the configuration.
Boost circuitry in this embodiment is provided by pull-up transistor 425. Preferably, pull-up transistor 425 is a p-channel MOSFET transistor. Although, those skilled in the art will recognize that other types of transistors may be used with minor modifications to circuitry 400. The drain of pull-up transistor 425 connects via path 430 to the gate of pinch-off transistor 410. The drain of pull-up transistor 425 is also connected via path 437 to the drain of bootstrap capacitor 420. The source of pull-up transistor 425 connects via path 432 to power supply Vdd. Preferably, power supply Vdd is 3.3 volts and supplied by the connected low voltage circuitry.
Pull-up transistor 425 increases the voltage applied to the gate of pinch-off transistor 410 to allow the voltage value passed through pinch-off transistor 410 to be increased. The connection of the drain of pull-up transistor 425 to the drain of bootstrap capacitor 420 allows pull-up transistor 425 to control the increase of voltage passed through pinch-off transistor 410 based on the voltage passing through bootstrap capacitor 420.
Bootstrap capacitor 420 connects to path 412 to draw current from path 412. Current passing through bootstrap capacitor 420 is applied to the gate of pinch-off transistor 410 via paths 430 and 437. Pull-up transistor 425 then controls the boost of pinch-off transistor 410 by controlling the amount of voltage from the power supply.
Buffer circuitry, such as inverter 415, is connected to the drain of pinch-off transistor 410 via path 412. The buffer circuitry provides the signal to low voltage circuitry (Not Shown) via path 413.
Input buffer circuitry 400 operates optimally under Alternating Current (AC) conditions having a high clock rate. However, input buffer circuitry 400 does not function optimally in conditions having Direct Current (DC) or a low clock rate.
In order to operate in DC or low clock rate conditions, a second input buffer circuitry 500 shown in
In input buffer circuitry 500 a first pinch-off transistor 510 and a second pinch-off transistor 511 are used to pinch off excessive voltage received from high voltage integrated circuit 501. First pinch-off transistor 510 and second pinch-off transistor 511 are connected in parallel to high voltage integrated circuit 501 and path 512.
A source of first pinch-off transistor 510 connects to path 505. The drain of first pinch-off transistor 510 connects to path 512. The gate of pinch-off transistor 510 is connected to the drain of pull-up transistor 525 via path 530. The gate of first pinch-off transistor 510 is connected to the gate and drain of second reverse biased diode transistor 521. Preferably, pinch-off transistor 510 is a N-channel MOS transistor. Although one skilled in the art will recognize that other types of transistors may be used with some modifications to the configuration.
A source of second pinch-off transistor 511 connects to path 505. The drain of second pinch-off transistor 511 connects to path 512. The gate of pinch-off is connected to a power supply, Vdd, via path 530. Preferably, power supply Vdd is 3.3 volts and supplied by the low voltage circuitry connected to input buffer circuitry 500. Preferably, pinch-off transistor 510 is a N-channel MOS transistor. Although one skilled in the art will recognize that other types of transistors may be used with some modifications to the configuration.
Boost circuitry in this embodiment is provided by pull-up transistor 525. Preferably, pull-up transistor 525 is a p-channel MOSFET transistor. Although, those skilled in the art will recognize that other types of transistors may be used with trivial modifications to circuitry 500. The drain of pull-up transistor 525 connects via path 530 to the gate of first pinch-off transistor 510. The drain of pull-up transistor 525 is also connected via path 537 to the drain and gate of second reversed biased diode transistor 520. The source of pull-up transistor 525 connects via path 532 to power supply Vdd. Preferably, power supply Vdd is 3.3 volts and supplied by the low voltage circuitry connected to input buffer circuitry 500.
Pull-up transistor 525 increases the voltage applied to the gate of first pinch-off transistor 510 to allow the voltage value passed through first pinch-off transistor 510 to be increased. The connection of the drain of pull-up transistor 525 to the drain and gate of second reversed bias diode transistor 521 allows pull-up transistor 525 to control the increase of voltage passed through first pinch-off transistor 510 based on the voltage passing through second reversed bias diode transistor 521.
The source and the gate of first reversed bias diode transistor 520 connects to path 512. The drain of first reversed bias diode transistor 520 connects to the source of second reversed bias diode transistor 521. The source and gate of first reversed bias diode transistor 520 are connected to path 512 to bias first reversed bias diode transistor 520. Preferably, first reverse bias diode transistor 520 is an N-channel MOSFET transistor. Although one skilled in the art will recognize that other type of transistors may be used with trivial modifications to circuitry 500.
The source of second reversed bias diode transistor 521 is connected to the drain of first reversed bias diode transistor 520. The drain and the gate of second reversed bias diode transistor 521 are connected to the drain of pull-up transistor 525 and gate of first pinch of transistor 510 via path 537. Preferably, second reversed bias diode transistor 521 is an N-channel MOSFET transistor. Although one skilled in the art will recognize that other type of transistors may be used with trivial modifications to circuitry 500.
First reversed bias diode transistor 520 and second reversed diode transistor 521 connect to path 512 to draw current from path 512. Current passing through first reversed bias diode transistor 520 and second reversed diode transistor 521 is applied to the gate of first pinch-off transistor 510 via paths 530 and 537. Pull-up transistor 525 then controls the boost of first pinch-off transistor 510 by controlling the amount of voltage from the power supply.
Buffer circuitry, such as inverter 515, are connected to the drains of first pinch-off transistor 510 and second pinch-off transistor 511 via path 512. The buffer circuitry provides the signal to low voltage circuitry (Not Shown) via path 513.
As any person skilled in the art will recognize from the previous description and from the figures and claims, modifications and changes can be made to these exemplary embodiments of the invention without departing from the scope of the invention defined in the following claims.
| Patent | Priority | Assignee | Title |
| 8149042, | Oct 30 2007 | Rohm Co., Ltd. | Analog switch for signal swinging between positive and negative voltages |
| Patent | Priority | Assignee | Title |
| 4506164, | Nov 26 1981 | Fujitsu Limited | CMIS Level shift circuit |
| 4672241, | May 29 1985 | Cypress Semiconductor Corporation | High voltage isolation circuit for CMOS networks |
| 4982113, | Dec 16 1988 | NEC Electronics Corporation | Signal distributing unit for various input signals different in voltage level |
| 5084637, | May 30 1989 | International Business Machines Corp. | Bidirectional level shifting interface circuit |
| 5397941, | Aug 20 1993 | National Semiconductor Corporation | Interface circuits between powered down devices and a bus |
| 5742183, | Aug 25 1995 | Kabushiki Kaisha Toshiba | Level shift semiconductor device |
| 5828262, | Sep 30 1996 | CALLAHAN CELLULAR L L C | Ultra low power pumped n-channel output buffer with self-bootstrap |
| 5880605, | Nov 12 1996 | AVAGO TECHNOLOGIES GENERAL IP SINGAPORE PTE LTD | Low-power 5 volt tolerant input buffer |
| 5946175, | Feb 17 1998 | Winbond Electronics Corp. | Secondary ESD/EOS protection circuit |
| 5952866, | Apr 28 1998 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | CMOS output buffer protection circuit |
| 6163179, | Dec 10 1998 | VIA Technologies, Inc. | Voltage level transfer |
| 6215349, | Jan 05 1999 | SAMSUNG ELECTRONICS CO , LTD | Capacitive coupled driver circuit |
| 6275425, | Nov 16 2000 | MONTEREY RESEARCH, LLC | Ferroelectric voltage boost circuits |
| 6683486, | Apr 02 2002 | Qimonda AG | Low voltage shifter with latching function |
| 6690222, | Jun 20 2001 | Koninklijke Philips Electronics N V | Input pad with improved noise immunity and output characteristics |
| WO3090341, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Aug 11 2003 | MCMANUS, MICHAEL J | VIRTUAL SILICON TECHNOLOGY, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 019011 | /0620 | |
| Mar 30 2005 | VIRTUAL SILICON TECHNOLOGY, INC | Stellar Kinetics LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 019011 | /0665 | |
| Aug 13 2015 | Stellar Kinetics LLC | Xylon LLC | MERGER SEE DOCUMENT FOR DETAILS | 036966 | /0907 |
| Date | Maintenance Fee Events |
| Sep 03 2012 | REM: Maintenance Fee Reminder Mailed. |
| Jan 23 2013 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
| Date | Maintenance Schedule |
| Dec 07 2013 | 4 years fee payment window open |
| Jun 07 2014 | 6 months grace period start (w surcharge) |
| Dec 07 2014 | patent expiry (for year 4) |
| Dec 07 2016 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Dec 07 2017 | 8 years fee payment window open |
| Jun 07 2018 | 6 months grace period start (w surcharge) |
| Dec 07 2018 | patent expiry (for year 8) |
| Dec 07 2020 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Dec 07 2021 | 12 years fee payment window open |
| Jun 07 2022 | 6 months grace period start (w surcharge) |
| Dec 07 2022 | patent expiry (for year 12) |
| Dec 07 2024 | 2 years to revive unintentionally abandoned end. (for year 12) |