A current-sensing and correction circuit having programmable temperature compensation circuitry that is incorporated into a pulse width modulation controller of a buck mode DC—DC converter. The front end of the controller contains a sense amplifier, having an input coupled via a current feedback resistor to a common output node of the converter. The impedance of a MOSFET, the current through which is sampled by a sample and hold circuit is controlled by the sense amplifier unit. A sensed current correction circuit is coupled between the sample and hold circuit and the controller, and is operative to supply to the controller a correction current having a deterministic temperature-compensating relationship to the sensed current. The ratio of correction current to sensed current equals a value of one at a predetermined temperature, and has other values at temperatures other than at that temperature.
|
0. 1. An apparatus for generating a regulated direct current (DC) output voltage comprising:
a DC—DC converter coupled to a supply voltage, and being operative to generate a regulated output voltage derived from said supply voltage, said DC—DC converter having a pulse width modulation generator which generates a PWM switching signal that switchably controls operation of a switching circuit containing first and second electronic power switching devices coupled between respective first and second power supply terminals, a common node thereof being coupled through an inductor element to an output voltage terminal; and
a controller for controlling the operation of said PWM generator, said controller including
a sense amplifier unit having an input coupled to said first power supply terminal, a second input and an output,
a current feedback resistor electrically coupled between said common output node and said second input of said sense amplifier unit,
a variable impedance coupled to said output of said sense amplifier unit and to said second input of said sense amplifier unit, said variable impedance configured to vary in impedance in response to said output of said sense amplifier unit,
a sample and hold circuit coupled to said variable impedance, and being operative to sample and hold current flowing through said variable impedance as a sensed current, and
a sensed current correction circuit, coupled between said sample and hold circuit and said controller, and being operative to supply, to said controller, a correction current having a prescribed temperature-compensating relationship to said sensed current as sampled and held by said sample and hold circuit.
0. 19. A method of controlling the operation of a DC—DC converter, said DC—DC converter being coupled to a supply voltage, and being operative to generate a regulated output voltage derived from said supply voltage, said DC—DC converter including
a pulse width modulation generator, which generates a PWM switching signal that switchably controls operation of a switching circuit containing first and second electronic power switching devices coupled between respective first and second power supply terminals, a common node thereof being coupled through an inductor element to an output voltage terminal, and
a controller for controlling the operation of said PWM generator, said controller including a sense amplifier unit having a first input coupled to said first power supply terminal, a second input and an output, a current feedback resistor coupled between said common output node and said second input of said sense amplifier unit, a variable impedance coupled to said output of said sense amplifier unit, said variable impedance configured to vary in impedance in response to said output of said sense amplifier unit, and a sample and hold circuit coupled to said variable impedance, and being operative to sample and hold current flowing through said variable impedance as a sensed current,
said method comprising the steps of:
(a) generating a correction current having a prescribed temperature-compensating relationship to said sensed current as sampled and held by said sample and hold circuit; and
(b) coupling said correction current to said controller, so that said controller controls the operation of said PWM generator in accordance with said correction current.
0. 25. A power supply comprising:
a first switch coupled to a first voltage supply terminal and to a common output node;
a second switch coupled to the common output node and to a second voltage supply terminal;
a control circuit operable to provide a first switching signal to the first switch and a second switching signal to the second switch; wherein the first and second switches are turned on and off in response to the first and second switching signals, respectively;
a current sense circuit generating a sensed current that is related to an output current of the power supply; and
a sensed current correction circuit, coupled to the current sense circuit and the control circuit, and being operative to provide, to the control circuit, a correction current used to adjust the first and second switching signals, the correction current having a prescribed temperature-compensating relationship to said sensed current, wherein said correction current is a combination of said sensed current, a first compensating current and a second compensating current.
0. 2. The apparatus according to
0. 3. The apparatus according to
0. 4. The apparatus according to
0. 5. The apparatus according to
0. 6. The apparatus according to
0. 7. The apparatus according to
0. 8. The apparatus according to
said sample and hold circuit is operative to generate first and second sensed currents, each of which is representative of said current as sampled and held by said sample and hold circuit, and
said sensed current correction circuit includes
a first sensed current path, that is operative to process said first sensed current to produce first and second scaled versions of said sensed current, and
a second sensed current path, coupled with said first sensed current path, and being operative to combine said second sensed current with said first and second scaled versions of said sensed current to produce said control current.
0. 9. The apparatus according to
0. 10. The apparatus according to
0. 11. The apparatus according to
0. 12. The apparatus according to
0. 13. The apparatus according to
0. 14. A power supply comprising:
a buck mode pulse width modulator (PWM) DC—DC converter circuit having an input, a high side output and a low side output;
a high side switch coupled between a first voltage supply terminal and common output node, and being operative to control current flow therethrough in response to said high side output;
a low side switch coupled between said common output node and to a second voltage supply terminal, and being operative to control current flow therethrough in response to said low side output;
a sense amplifier unit having a first input, a second input and an output, said second input coupled to said second voltage supply terminal;
a current feedback resistor electrically coupled between said common output node and said first input of said sense amplifier;
a variable impedance component electrically connected to said output of said sense amplifier unit and to said first input of said sense amplifier, said variable impedance component configured to vary in impedance in response to said output of said sense amplifier unit;
a sample and hold circuit coupled to said variable impedance component, and being operative to sample and hold current flowing through said variable impedance component as a sensed current; and
a sensed current correction circuit, coupled between said sample and hold circuit and said buck mode PWM DC—DC converter, and being operative to supply, to said input of said buck mode PWM DC—DC converter, a correction current having a prescribed temperature-compensating relationship to said sensed current as sampled and held by said sample and hold circuit.
0. 15. The power supply according to
0. 16. The power supply according to
0. 17. The power supply according to
0. 18. The power supply according to
0. 20. The method according to
0. 21. The method according to
0. 22. The method according to
0. 23. The method according to
0. 24. The method according to
0. 26. The power supply according to
0. 27. The power supply according to
0. 28. The power supply according to
0. 29. The power supply according to
0. 30. The power supply according to
a sense amplifier unit having a first input, a second input and an output, the first input coupled to the common output node and the second input coupled to the second voltage supply terminal;
a variable impedance component coupled to the output of the sense amplifier unit and to the first input of the sense amplifier unit, the variable impedance component configured to vary in impedance in response to the output of the sense amplifier unit; and
a sensed current providing circuit coupled to the variable impedance component, and being operative to provide a sensed current in accordance with a current flowing through the variable impedance.
0. 31. The power supply according to
0. 32. The power supply according to
|
ICORRECTED=ISENSE*(1−(rPROGRAM/rLOWtc)+(rPROGRAM/rHIGHtc)).
This temperature-compensated current ICORRECTED is coupled to the controller's error amplifier circuitry in place of the sensed current ISENSE, as described above.
Since the temperature coefficient of resistance of resistor 325 is greater than the temperature coefficient of resistance of resistor 335, the ratio of the resistance of resistor 325 to the resistance of programming resistor 310 will increase with temperature faster than the ratio of the resistance of resistor 335 to the resistance of programming resistor 310. As a result, as the temperature increases, the contribution of the current component IHIGHtc into node 365 will decrease faster than the contribution of the current ILOWtc away from node 365, so that the composite current ICORRECTED will decrease.
Thus, for temperatures greater than the current-equality (IHIGHtc=ILOWtc) temperature, ICORRECTED/ISENSE will be less than 1.0, while for temperatures below the current-equality (IHIGHtc=ILOWtc) temperature, ICORRECTED/ISENSE will be greater than 1.0, as shown.
This modified architecture operates in the same manner as current mirror PMOSFETs 350 and 360, but modifies the current output of PMOSFET 520 dependent on temperature.
Resistance rHIGHtc2 has a higher thermal coefficient of resistance than resistance rLOWtc2. At some reference temperature, such as the temperature at which resistance rHIGHtc and resistance rLOWtc are equal, as described above, resistance rHIGHtc2 and resistance rLOWtc2 are equal. At this temperature, the current through the resistance rHIGHtc 325, and NMOSFET 340 into resistance rLOWtc2 530 is replicated by PMOSFET 520 through resistance rHIGHtc2 540. As the temperature increases above this point, the ratio of rHIGHtc2/rLOWtc2 increases and, conversely, the current out of PMOSFET 520 decreases. The current out of PMOSFET 520, or IHIGHtc, becomes equal to: ISENSE*(RPROGRAM/RHIGHtc)*(RLOWtc2/RHIGHtc2).
As described above, the current out of NMOSFET 370, or ILOWtc, is ISENSE*(RPROGRAM/RLOWTC).
The corrected current is ISENSE+IHIGHtc−ILOWtc, or
ISENSE(1+RPROGRAM(RLOWtc2/(RHIGHtc+RHIGHtc2+)−(1/RLOWtc)).
This gives a higher rate of change with temperature compared to the first embodiment, which is:
ISENSE(1+RPROGRAM((1/RHIGHtc)−(1/RLOWtc))).
It may be noted that additional gain stages such as gain stage 500 may be added for additional increases in thermal gain.
This temperature-compensated current ICORRECTED is coupled to the controller's error amplifier circuitry in place of the sensed current ISENSE, as described above.
As will be appreciated from the foregoing description, the inability of a simple scaling resistor installed between the common node of a DC—DC converter to a controller sense port to provide compensation for the temperature-responsive behavior of the on-state resistance of the lower NFET in the converter, (which may be as high as forty percent over a typical operating range), is successfully addressed by the current-sensing circuit of the invention, which provides programmable, continuous compensation for temperature variations of an output switching MOSFET of a buck mode DC—DC converter.
By coupling copies of the sampled current, that has been sensed through a sense resistor coupled to the common MOSFET node of the DC—DC converter, to prescribed programming and scaling resistors coupled to high and low auxiliary sense amplifiers, which drive ‘high’ temperature coefficient (hightc’) and ‘low’ temperature coefficient (‘lowtc’) associated, controlled ‘hightc’ and ‘lowtc’ current paths, a corrected current can be derived as a combination of the sensed current and the controlled ‘hightc’ and ‘lowtc’ currents. Due to the directions of current flow of these three current components relative to output the node, a composite temperature-compensated output current ICORRECTED can be defined in as:
ICORRECTED=ISENSE−ILOWtc+IHIGHtc or, in terms of the resistors, as:
ICORRECTED=ISENSE*(1−(rPROGRAM/rLOWtc)+(rPROGRAM/rHIGHtc)).
Thus the ratio of ICORRECTED to ISENSE can be written as:
ICORRECTED/ISENSE=1−(rPROGRAM/rLOWtc)+(rPROGRAM/rHIGHtc).
In a second embodiment an additional gain stage is inserted in place of the current mirror circuitry that is used to supply the replicated current component IHIGHtc to the output node, so that the output current of the PMOSFET is modified in dependence on temperature. The corrected current is ISENSE+IHIGHtc−ILOWtc, or
ISENSE(1+RPROGRAM(RLOWtc2/(RHIGHtc+RHIGHtc2+)−(1/RLOWtc)).
As noted above, this gives a higher rate of change with temperature compared to the first embodiment, as:
ISENSE(1+RPROGRAM((1/RHIGHtc)−(1/RLOWtc))).
The temperature-compensated current ICORRECTED is coupled to the controller's error amplifier circuitry to track the temperature variations in the drain-source resistance of the lower MOSFET of the converter.
While I have shown and described several embodiments in accordance with the present invention, it is to be understood that the same is not limited thereto but is susceptible to numerous changes and modifications as known to a person skilled in the art. I therefore do not wish to be limited to the details shown and described herein, but intend to cover all such changes and modifications as are obvious to one of ordinary skill in the art.
Patent | Priority | Assignee | Title |
10396660, | May 31 2016 | ROHM CO , LTD | Switching regulator, semiconductor integrated circuit, and electronic appliance |
Patent | Priority | Assignee | Title |
4325017, | Aug 14 1980 | Intersil Corporation | Temperature-correction network for extrapolated band-gap voltage reference circuit |
5134355, | Dec 31 1990 | Texas Instruments Incorporated | Power factor correction control for switch-mode power converters |
5481178, | Mar 23 1993 | Analog Devices International Unlimited Company | Control circuit and method for maintaining high efficiency over broad current ranges in a switching regulator circuit |
5552695, | Mar 22 1994 | Analog Devices International Unlimited Company | Synchronously rectified buck-flyback DC to DC power converter |
5568044, | Sep 27 1994 | Micrel, Inc. | Voltage regulator that operates in either PWM or PFM mode |
5705919, | Sep 30 1996 | Analog Devices International Unlimited Company | Low drop-out switching regulator architecture |
5767664, | Oct 29 1996 | Unitrode Corporation | Bandgap voltage reference based temperature compensation circuit |
5912552, | Feb 12 1997 | Kabushiki Kaisha Toyoda Jidoshokki Seisakusho | DC to DC converter with high efficiency for light loads |
6246220, | Sep 01 1999 | INTERSIL AMERICAS LLC | Synchronous-rectified DC to DC converter with improved current sensing |
6300818, | Oct 05 1998 | Alcatel-Lucent USA Inc | Temperature compensation circuit for semiconductor switch and method of operation thereof |
6528976, | Sep 24 1999 | Semiconductor Components Industries, LLC | Fet sensing programmable active droop for power supplies |
EP778509, | |||
EP992799, | |||
JP11194842, | |||
JP2000116119, | |||
JP3043809, | |||
JP6174489, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Nov 25 2002 | ISHAM, ROBERT HAYNES | Intersil Americas Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025115 | /0650 | |
Apr 20 2009 | Intersil Americas Inc. | (assignment on the face of the patent) | / | |||
Apr 27 2010 | Intersil Corporation | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | PLANET ATE, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | D2Audio Corporation | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | Elantec Semiconductor, Inc | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | Intersil Americas Inc | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | KENET, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | QUELLAN, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | INTERSIL COMMUNICATIONS, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | Techwell, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | ZILKER LABS, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Dec 23 2011 | Intersil Americas Inc | INTERSIL AMERICAS LLC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 033119 | /0484 |
Date | Maintenance Fee Events |
Jan 20 2012 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Jan 20 2016 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Jan 18 2014 | 4 years fee payment window open |
Jul 18 2014 | 6 months grace period start (w surcharge) |
Jan 18 2015 | patent expiry (for year 4) |
Jan 18 2017 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 18 2018 | 8 years fee payment window open |
Jul 18 2018 | 6 months grace period start (w surcharge) |
Jan 18 2019 | patent expiry (for year 8) |
Jan 18 2021 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 18 2022 | 12 years fee payment window open |
Jul 18 2022 | 6 months grace period start (w surcharge) |
Jan 18 2023 | patent expiry (for year 12) |
Jan 18 2025 | 2 years to revive unintentionally abandoned end. (for year 12) |