The amorphous silicon layer overlaps the gate electrode and the edges of the amorphous silicon layer are substantially encompassed by the edges of the gate electrode. The distance between the edges is at least 2 microns. Accordingly, both the light obliquely incident on the amorphous silicon layer from the outside once the light normally incident on the amorphous silicon layer is blocked by the gate electrode. insulation layers, which are separated from the amorphous silicon layer and made of an amorphous silicon, are interposed between the edges of the source/drain electrodes and the gate electrode to reinforce the insulation between the gate electrode and the source/drain electrodes and also to absorb the light reflected by the source/drain electrodes and the gate electrode. The source electrode may partially surround the drain electrode in annular shape, to reduce the parasitic capacitance generated between the gate electrode and the drain electrode. The amorphous silicon layer may protrude out the gate electrode near the edges of the gate electrode which encompasses a source electrode and the source/drain electrodes. The amorphous silicon layer covers the edges of the gate electrode which encompasses the source electrode. The source electrode may be curved to prolong the distance between the drain electrode and the portion of the amorphous silicon layer.
|
0. 20. A thin film transistor for a liquid crystal display comprising:
a gate electrode having first and second edges;
an insulator on the gate electrode;
a semiconductor layer formed on the insulator;
a first electrode formed on the semiconductor layer;
a second electrode formed on the semiconductor layer, the second electrode separated from the first electrode and overlapping the first edge of the gate electrode;
a first insulation layer laterally separated from the semiconductor layer and interposed between the second electrode and the first edge of the gate electrode; and
a second insulation layer separated from the semiconductor layer and interposed between the first electrode and the second edge of the gate electrode.
10. A thin film transistor for a liquid crystal display comprising:
a gate electrode;
an insulator covering the gate electrode;
an amorphous silicon layer formed on the insulator, wherein edges of the amorphous silicon layer are substantially encompassed by edges of the gate electrode and the edges of the amorphous silicon layer are spaced apart from the edges of the gate electrode by at least 2 microns;
a source electrode which is formed on the amorphous silicon layer and overlaps the gate electrode; and
a drain electrode which is formed on the amorphous silicon layer and opposite and separated from the source electrode, and overlaps the gate electrode;
wherein the source electrode has at least one portion that at least partially surrounds the drain electrode.
18. A thin film transistor for a liquid crystal display comprising:
a gate electrode;
an insulator covering the gate electrode;
an amorphous silicon layer formed on the insulator;
a source electrode which is formed on the amorphous silicon layer and overlaps at least a portion of the gate electrode; and
a drain electrode which is formed on the amorphous silicon layer and opposite and separated from the source electrode, and overlaps at least a portion of the gate electrode,
wherein, at least a width of the amorphous silicon layer under the drain electrode is narrower than a width of the drain electrode at an edge of the gate electrode; and
wherein the source electrode has an annular shape and wherein the source electrode at least partially surrounds the drain electrode.
0. 39. A thin film transistor for a liquid crystal display comprising;
a gate electrode;
an insulator on the gate electrode;
a first semiconductor layer formed on the insulator;
a source electrode formed on the first semiconductor layer and overlapping a first edge of the gate electrode;
a drain electrode formed on the first semiconductor layer and separate from the source electrode, and overlapping a second edge of the gate electrode;
a second semiconductor layer laterally separated from the first semiconductor layer and interposed between the drain electrode and the second edge of the gate electrode; and
a third semiconductor layer laterally separated from the first semiconductor layer and interposed between the source electrode and the first edge of the gate electrode.
1. A thin film transistor for a liquid crystal display comprising:
a gate electrode;
an insulator covering the gate electrode;
an amorphous silicon layer formed on the insulator, wherein edges of the amorphous silicon layer are substantially encompassed by edges of the gate electrode and the edges of the amorphous silicon layer are spaced apart from the edges of the gate electrode by at least 2 microns;
a source electrode which is formed on the amorphous silicon layer and overlaps the gate electrode; and
a drain electrode which is formed on the amorphous silicon layer and opposite and separated from the source electrode, and overlaps the gate electrode;
wherein the source electrode has an annular shape and wherein the source electrode at least partially surrounds the drain electrode.
7. A thin film transistor for a liquid crystal display, comprising:
a gate electrode;
an insulator covering said gate electrode;
an amorphous silicon layer formed on said insulator;
a drain electrode which is formed on said amorphous silicon layer and overlaps said gate electrode; and
a source electrode which is formed on said amorphous silicon layer and opposite and separated from said drain electrode, and overlaps said gate electrode;
wherein said amorphous silicon layer covers an edge of said gate electrode that extends opposite said source electrode;
wherein said source electrode has an annular shape and at least partially surrounds said drain electrode; and
wherein said amorphous silicon layer covers an edge of said gate electrode which extends opposite said drain electrode.
9. A thin film transistor for a liquid crystal display, comprising:
a gate electrode;
an insulator covering said gate electrode;
an amorphous silicon layer formed on said insulator;
a drain electrode which is formed on said amorphous silicon layer and overlaps said gate electrode; and
a source electrode which is formed on said amorphous silicon layer and opposite and separated from said drain electrode, and overlaps said gate electrode;
wherein said amorphous silicon layer covers an edge of said gate electrode that extends opposite said source electrode and extends along said drain electrode;
wherein said source electrode has an annular shape and at least partially surrounds said drain electrode; and
wherein said amorphous silicon layer that extends along said drain electrode lies within a boundary of said drain electrode.
13. A liquid crystal display device, comprising:
a transparent substrate having a surface thereon; and
a thin-film transistor on said transparent substrate, said transistor comprising:
a gate electrode that extends on the surface,
drain and source electrodes that cross over first and second edges of said gate electrode, respectively, when viewed in a first direction normal to the surface; and
an amorphous silicon active layer that is electrically coupled to said source and drain electrodes, said amorphous silicon active layer having a plurality of edges that extend within a perimeter of said gate electrode when viewed in the first direction and at least one edge that crosses the first edge of said gate electrode so that a first tab portion of said amorphous silicon active layer has a width greater than a width of said drain electrode and is spaced between said drain electrode and the first edge of said gate electrode.
17. A liquid crystal display device, comprising:
a transparent substrate having a surface thereon; and
a thin-film transistor on said transparent substrate, said transistor comprising:
a gate electrode that extends on the surface;
drain and source electrodes that cross over first and second edges of the gate electrode, respectively, when viewed in a first direction normal to the surface;
an amorphous silicon active layer that is electrically coupled to said source and drain electrodes, said amorphous silicon active layer having a plurality of edges that extend within a perimeter of said gate electrode when viewed in the first direction;
a first amorphous silicon spacer that is disposed between the first edge of said gate electrode and said drain electrode and is electrically isolated from said amorphous silicon active layer; and
a second amorphous silicon spacer that is disposed between the second edge of said gate electrode and said source electrode and is electrically isolated from said amorphous silicon active layer.
2. The thin film transistor as claimed in
3. The thin film transistor as claimed in
4. The thin film transistor as claimed in
5. The thin film transistor as claimed in
6. The thin film transistor as claimed in
8. The thin film transistor as claimed in
11. The thin film transistor as claimed in
12. The thin film transistor as claimed in
14. The device of
15. The device of
16. The device of
19. The thin film transistor as claimed in
0. 21. The thin film transistor of
0. 22. The thin film transistor of
0. 23. The thin film transistor of
0. 24. The thin film transistor of
0. 25. The thin film transistor of
0. 26. The thin film transistor of
0. 27. The thin film transistor of
0. 28. The thin film transistor of
0. 29. The thin film transistor of
0. 30. The thin film transistor of
0. 31. The thin film transistor of
0. 32. The thin film transistor of
0. 33. The thin film transistor of
0. 34. The thin film transistor of
0. 35. The thin film transistor of
0. 36. The thin film transistor of
0. 37. The thin film transistor of
0. 38. The thin film transistor of
0. 40. The thin film transistor of
0. 41. The thin film transistor of
0. 42. The thin film transistor of
0. 43. The thin film transistor of
0. 44. The thin film transistor of
0. 45. The thin film transistor of
0. 46. The thin film transistor of
|
This application is a continuation-in-part of commonly assigned U.S. application Ser. No. 08/,686,952, filed Jul. 26, 1996, now U.S. Pat. No. 5,877,512. This application is a reissue of application Ser. No. 09/092,120 filed Jun. 5, 1998 and now U.S. Pat. No. 6,274,884, which is a continuation-in-part of application Ser. No. 08/686,952 filed Jul. 26, 1996 and now U.S. Pat. No. 5,877,512. Notice: More than one reissue application has been filed for the reissue of U.S. Pat. No. 6,274,884. The reissue applications are applications Ser. No. 10/639,789(the present application) and Ser. No. 11/932,404(a continuation of the present application).
(a) Field of the Invention
The present invention relates to thin film transistors for liquid crystal displays.
(b) Description of the Related Art
Recently, liquid crystal displays (LCDs) using amorphous silicon thin film transistors (hereinafter “TFTs”) as switching elements are widely used in notebook personal computers and car navigation systems.
However, photo leakage currents due to the light incident on the amorphous silicon are generated in the thin film transistors, which deteriorate the characteristics of the liquid crystal displays.
A thin film transistor to reduce the photo leakage current is disclosed in U.S. Pat. No. 4,990,981 (Tanaka et al.).
However, the photo leakage currents generated in the amorphous silicon layer may not be considerably reduced in the TFT of Tanaka et al., since the amorphous silicon layer is not completely shielded by the gate electrode from the incident light from the lower side of the substrate.
Furthermore, the gate electrodes and the source/drain electrodes of Tanaka et al. may be easily shorted, since portions of the gate electrodes and the source/drain electrodes overlap via only a single insulating layer. In particular, the insulating layer may be open near the edge of the gate electrode, thereby causing the short between the gate electrodes and the source/drain electrodes.
In the meantime, because the kick-back voltage due to the parasitic capacitances between the gate electrodes and the drain electrodes cause flicker and afterimage etc., it is necessary to reduce the parasitic capacitance.
It is an object of the present invention to reduce photo leakage currents.
It is another object to reduce the parasitic capacitance between a gate electrode and a drain electrode.
It is another object to prevent the short-circuit between a gate electrode and source and drain electrodes.
A TFT according to the present invention has a gate electrode, an insulator covering the gate electrode, an amorphous silicon layer formed on the insulator, a source electrode which is formed on the amorphous silicon layer and overlaps the gate electrode, and a drain electrode which is formed on the amorphous silicon layer and opposite and separated from the source electrode, and overlaps the gate electrode. Here, the edges of the amorphous silicon layer are substantially encompassed by edges of the gate electrode and the edges of the amorphous silicon layer are spaced apart from the edges of the gate electrode by at least 2 microns.
More desirably, considering a process margin of about 1.5 microns, the edges of the amorphous silicon layer are substantially encompassed by edges of the gate electrode 3.5 microns.
Accordingly, the light obliquely incident on the amorphous silicon layer from the outside as well as the light normally incident on the amorphous silicon layer is blocked by the gate electrode.
It is desirable to add an insulation layers between the gate electrode and the source/drain electrodes to reinforce the insulation between the gate electrode and the source/drain electrodes and to absorb the light reflected by the source/drain electrodes and the gate electrode.
The insulation layers are separated from the amorphous silicon layer made of an amorphous silicon, and interposed between the edges of the source/drain electrodes and the gate electrode.
The source electrode may surround the drain electrode in annular shape, which is symmetrical with respect to a drain electrode to reduce the parasitic capacitance generated between the gate electrode and the drain electrode.
The amorphous silicon layer may extend out the gate electrode near the edges of the gate electrode which encompasses a source electrode and a drain electrode to reinforce the insulation between the gate electrode and the source/drain electrodes, without the insulation layers.
Furthermore, the source electrode may be curved to prolong the distance between the drain electrode and the portion of the amorphous silicon layer, in which the electrons and holes are generated, to minimize the photo currents.
FIGS. 1A˜C are layout views of three sample TFTs having amorphous silicon layers with different length.
FIGS. 3A˜3C are layout views of other three sample TFTs having different overlapping areas of a gate electrode and source/drain electrodes.
FIGS. 10˜17 are layout views of TFTs according to the fourth to eleventh embodiments of the present invention.
The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the present invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the an. In the drawings, the thickness of layers and regions are exaggerated for clarity.
FIGS. 1A˜1C are layout views of sample TFTs used in the experiments, and
As shown in FIGS. 1A˜1C, three sample TFTs were prepared. Each TFT has a gate electrode 20, a gate insulating layer (not shown) covering the gate electrode 20, an amorphous silicon layer 40 on the gate insulating layer and a source and a drain electrodes 50 and 60 which formed on the amorphous silicon layer 40 and opposite each other with respect to the gate electrode 20. The length of the amorphous silicon layers 40 which are not shielded by the gate electrode 20 were respectively 2, 6 and 10 microns for the TFTs of FIGS. 1A˜1C and, accordingly, the ratio of the area of the amorphous silicon layers 40 which are not shielded by the gate electrode 20 is 1: 3: 5.
The off current loff, i.e., the gate-source current when the gate-source voltage is −5V was measured for each TFT in the photo state and in the dark state. Here, the photo state means the state that a back light giving the luminance of 9,000 cd/m2 is applied. The dark state means the state of a darkroom.
As shown in
Thus, the area of the portions of the amorphous silicon layer 40 which protrudes out of the gate electrode 20 hardly contribute to the photo leakage current.
FIGS. 3A˜3C are layout views of other three samples of TFTs.
As shown in FIGS. 3A˜3C, each TFT has a gate electrode 20, a gate insulating layer (not shown) covering the gate electrode 20, an amorphous silicon layer 40 on the gate insulating layer and a source and a drain electrodes 50 and 60 which are formed on the amorphous silicon layer 40 and opposite each other with respect to the gate electrode 20. Here, the patterns of the amorphous silicon layers 40 and of the source/drain electrodes 50 and 60 are the same, and the patterns of gate electrodes 20 are different for each of the respective TFTs. Portions of the edges of the gate electrode 20 are enclosed by the edges of the amorphous silicon layer 40. The amorphous silicon layer 40 covers most of the edges of the gate electrode 20 of the TFT shown in
The drain-source current Ids was measured for the cases that the gate source voltages Vgs and the drain-source voltages Vds were −5V and 10V, −5V and 4V, −8V and 10V, and −8V and 4V, respectively, and the ratio of the hatched region is 71.5: 50: 32.
As shown in
Accordingly, it is desirable that the edges of the amorphous silicon layer 40 are substantially encompassed by the edges of the gate electrode 20 and the distance between their edges are at least 2 microns.
A gate pattern consisting of a gate line 210 including a gate electrode 20 is formed in transverse direction on a substrate 100. A gate insulating layer 300 covers the gate pattern 210 and 20. A hydrogenated amorphous silicon (a-si:H) layer 40 and a doped hydrogenated amorphous silicon layer 5 and 6 with N type impurity are sequentially formed on the portion of the gate insulating layer 30 above the gate electrode 20, and the portions 5 and 6 of the doped amorphous silicon layer are separated from each other and opposite each other with respect the gate electrode 20. Here, the amorphous silicon layer 40 is used as a channel layer of TFT, and the doped amorphous silicon layer 5 and 6 is used as a contact resistance layer to decrease the contact resistance between the amorphous silicon layer 40 and metal electrodes.
A data line 510 defining a pixel region P along with the gate line 210 is formed on the gate insulating layer 30, a source electrode 50 which is a portion of the data line 510 is formed on the one portion 5 of the doped amorphous silicon layer, and a drain electrode 60 opposite the source electrode 50 with respect to the gate electrode 20 and parallel to the source electrode 50 is formed on the other portion 6 of the doped amorphous silicon layer.
A passivation layer 70 is formed on the data pattern 510, 50 and 60 and portions of the amorphous silicon layer 40 which are not covered by the data pattern 510, 50 and 60. The passivation layer 70 has a contact hole 71 exposing the drain electrode 60.
Finally, a pixel electrode 80 made of transparent conductive material such as ITO (indium tin oxide) and connected to the drain electrode 60 through the contact hole 71 is formed on the passivation layer 70 in the pixel region P.
The edges of the amorphous silicon layer 40 are substantially encompassed by the edges of the gate electrode 20 and the distance between their edges are at least 2 microns. Accordingly, the light obliquely incident on the amorphous silicon layer 40 from the outside as well as the light normally incident on the amorphous silicon layer 40 is blocked by the gate electrode 20. Considering the process margin of 1.5 microns, it is much desirable that the distance between the edges of the gate electrode 20 and of the amorphous silicon layer 40 are at least 3.5 microns.
However, the gate electrode 20 and the source/drain electrodes 50 and 60 may be shorted, since some portions of the gate electrode 20 and the source/drain electrodes 50 and 60 overlap via only the gate insulating layer 30 as shown in
Accordingly, a structure to reduce these problems will be described through the following embodiments.
The structure of only a TFT not overall the pixel will be described in the following embodiments, and the structure of whole pixel may be the similar to that of
The structure of the TFT is similar to that shown in
However, the photo leakage current may be generated in the extended portion of the amorphous silicon layer 40.
The structure to solve this problem is proposed through a third embodiment.
As shown in
However, insulation layers 91 and 92 is separated from the amorphous silicon layer 40 are interposed between the source/drain electrodes 50 and 60 and the edges of the gate electrode 20 in order to reinforce the insulation between the gate electrode 20 and the source/drain electrodes 50 and 60. The insulation layers 91 and 92 are preferably made of insulating materials which absorb the light incident from the outside of the gate electrode 20, such as amorphous silicon. The light reflected by the source/drain electrodes 50 and 60 and the gate electrode 20 is also preferably absorbed by the insulation layers 91 and 92.
The curves (a), (b) and (c) in
This results indicates that the TFT in
FIGS. 10˜12 are layout views of TFTs according to the fourth to sixth embodiments of the present invention.
As shown in
As shown in
As shown in
A source electrode 50 of each TFT according to the fourth to the sixth embodiments partially surrounds the drain electrode in annular shape, which is symmetrical with respect to a drain electrode 60.
Since the source electrode 50 is formed in annular shape in this way and thus the edges of the source electrode 50 facing the drain electrode 60 is long, the size of the drain electrode 60 for obtaining a conduction channel of a limited size may be reduced in comparison with the previous embodiments. Accordingly, the overlapping area between the gate electrode 20 and the drain electrode 60 may be reduced, and the parasitic capacitance generated between the gate electrode 20 and the drain electrode 60 may be also reduced. Furthermore, the variation of the parasitic capacitance due to misalignment is small, as a result, the deviation of flicker become small in display.
Next, the various modifications of the TFTs shown in FIGS. 13˜16 will be described. These modifications have extended portions of the amorphous silicon layer to reinforce the insulation between the gate electrode and the source/drain electrodes and, have the structures for minimizing the photo currents.
As shown in
As shown in
Accordingly, the electrons and holes generated in the portion C1 appear not to contribute to the photo leakage current. If the other end portion 52 of the source electrode 50 is formed in the same manner as in
In the mean time, the amorphous silicon layer 40 extends along the drain electrode 60 to form a portion 43 overlapping only the drain electrode 60 not the gate electrode 20.
The portion 43 in
However, in
As shown in
In addition, because the source and the drain electrodes 50 and 60 extend in the transverse direction, the channels of the TFTs is formed under the drain electrode 60, such that the path which the electrons and holes generated in the portion C2 arrive at the channels is prolonged. Accordingly, the electrons and holes generated in the portion C2 hardly contribute to the photo leakage current, too.
The amorphous silicon layer 40 may have portions C3 and C4 which overlap neither the gate electrode 20 nor the drain electrode 60 near the drain electrode 60 due to the limit of design rule as shown in
As shown in
As shown in
As shown in
Kim, Dong-Gyu, Lee, Joo-Hyung, Huh, Jae-Ho
Patent | Priority | Assignee | Title |
11245015, | Aug 22 2019 | HEFEI XINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD. | Thin film transistor, method for preparing the same, array substrate, display panel and apparatus |
Patent | Priority | Assignee | Title |
4990981, | Jan 29 1988 | Hitachi, Ltd. | Thin film transistor and a liquid crystal display device using same |
5049952, | Dec 30 1989 | SAMSUNG ELECTRONICS CO , LTD | Thin film transistor for use in a flat plate display |
5055899, | Sep 09 1987 | Casio Computer Co., Ltd. | Thin film transistor |
5173753, | Aug 10 1989 | Industrial Technology Research Institute | Inverted coplanar amorphous silicon thin film transistor which provides small contact capacitance and resistance |
5877512, | Jul 28 1995 | SAMSUNG DISPLAY CO , LTD | Liquid crystal display device having uniform parasitic capacitance between pixels |
5883437, | Dec 28 1994 | PANASONIC LIQUID CRYSTAL DISPLAY CO , LTD | Method and apparatus for inspection and correction of wiring of electronic circuit and for manufacture thereof |
6075257, | Dec 23 1996 | SAMSUNG DISPLAY CO , LTD | Thin film transistor substrate for a liquid crystal display having a silicide prevention insulating layer in the electrode structure |
6140668, | Apr 28 1998 | Thomson Licensing | Silicon structures having an absorption layer |
6274884, | Jul 26 1996 | SAMSUNG DISPLAY CO , LTD | Thin film transistors for liquid crystal displays |
JP5136419, | |||
JP6090001, | |||
KR18532, | |||
KR1019970007432, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 13 2003 | Samsung Electronics Co., Ltd. | (assignment on the face of the patent) | / | |||
Sep 04 2012 | SAMSUNG ELECTRONICS CO , LTD | SAMSUNG DISPLAY CO , LTD | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 029008 | /0951 |
Date | Maintenance Fee Events |
Jan 28 2013 | ASPN: Payor Number Assigned. |
Feb 01 2013 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Feb 15 2014 | 4 years fee payment window open |
Aug 15 2014 | 6 months grace period start (w surcharge) |
Feb 15 2015 | patent expiry (for year 4) |
Feb 15 2017 | 2 years to revive unintentionally abandoned end. (for year 4) |
Feb 15 2018 | 8 years fee payment window open |
Aug 15 2018 | 6 months grace period start (w surcharge) |
Feb 15 2019 | patent expiry (for year 8) |
Feb 15 2021 | 2 years to revive unintentionally abandoned end. (for year 8) |
Feb 15 2022 | 12 years fee payment window open |
Aug 15 2022 | 6 months grace period start (w surcharge) |
Feb 15 2023 | patent expiry (for year 12) |
Feb 15 2025 | 2 years to revive unintentionally abandoned end. (for year 12) |