The present invention provides a method and a control circuit to detect an input voltage for the control and protections of a power converter. It includes a current sense circuit for generating a current signal in response to a switching current of a transformer. A detection circuit is coupled to sense the current signal for generating a slope signal in response to a slope of the current signal. A protection circuit is further developed to control the switching signal in accordance with the slope signal. The level of the slope signal is corrected correlated to the input voltage of the power converter.
|
29. A control method of a power converter, comprising:
generating a switching signal for controlling a power transistor in response to a switching current;
sensing a slope of the switching current for generating a slope signal corrected correlated to an input voltage of the power converter; and
controlling the switching signal in response to the slope signal.
20. A control circuit of a power converter, comprising:
a switching circuit generating a switching signal for controlling a power transistor and regulating the output of the power converter in response to a switching current and a feedback signal;
a detection circuit coupled to sense the switching current for generating a slope signal; and
a protection circuit coupled to control the switching signal in response to the slope signal;
wherein the slope signal is corrected correlated to an input voltage of the power converter.
12. A control circuit of a power converter including an input voltage detection, comprising:
a power transistor coupled to a transformer for switching the transformer;
a current sense circuit generating a current signal in response to a switching current of the transformer;
a switching circuit coupled to receive the current signal and a feedback signal to generate a switching signal for controlling the power transistor and regulating the output of the power converter;
a detection circuit coupled to sense the current signal for generating a slope signal; and
a protection circuit coupled to control the switching signal in response to the slope signal;
wherein the level of the slope signal is corrected correlated to the input voltage of the power converter.
1. A control circuit of a power converter including an input voltage detection, comprising:
a power transistor coupled to a transformer for switching the transformer;
a current sense circuit generating a current signal in response to a switching current of the transformer;
a switching circuit coupled to receive the current signal and a feedback signal to generate a switching signal for controlling the power transistor and regulating the output of the power converter;
a detection circuit coupled to sense the current signal for generating a slope signal in accordance with a slope of the current signal;
a signal generator generating an input-voltage signal in accordance with the slope signal; and
a protection circuit coupled to control the switching signal in response to the input-voltage signal;
wherein the input-voltage signal is corrected correlated to the input voltage of the power converter.
2. the control circuit as claimed in
3. The control circuit as claimed in
4. The control circuit as claimed in
a first capacitor coupled to sample-and-hold the current signal through a first switch during a first period after the power transistor is turned on;
a second capacitor coupled to sample-and-hold the current signal through a second switch during a second period after the power transistor is turned on; and
a third capacitor coupled to sample-and-hold the differential voltage of the first capacitor and the second capacitor for generating the slope signal.
5. The control circuit as claimed in
6. The control circuit as claimed in
7. The control circuit as claimed in
an operational amplifier coupled to amplify the slope signal for generating the input-voltage signal.
8. The control circuit as claimed in
an over-voltage comparator coupled to receive the input-voltage signal and an over-voltage threshold to generate an over-voltage signal when the input-voltage signal is higher than the over-voltage threshold;
wherein the over-voltage signal is coupled to disable the switching signal.
9. The control circuit as claimed in
an under-voltage comparator coupled to receive the input-voltage signal and an under-voltage threshold to generate an under-voltage signal when the input-voltage signal is lower than the under-voltage threshold;
wherein the under-voltage signal is coupled to disable the switching signal.
10. The control circuit as claimed in
a current-limit adjustment circuit coupled to receive the input-voltage signal to generate a current limit signal to disable the switching signal for limiting the switching current of the power converter;
wherein the current limit signal is decreased in response to the increase of the input voltage of the power converter.
11. The control circuit as claimed in
a signal adjustment circuit coupled to receive the input-voltage signal to generate a blanking adjustment signal for adjusting a blanking time of the switching signal;
wherein the blanking time is increased in response to the decrease of the input voltage of the power converter.
13. The control circuit as claimed in
14. The control circuit as claimed in
15. The control circuit as claimed in
a first capacitor coupled to sample-and-hold the current signal through a first switch during a first period after the power transistor is turned on;
a second capacitor coupled to sample-and-hold the current signal through a second switch during a second period after the power transistor is turned on; and
a third capacitor coupled to sample-and-hold the differential voltage of the first capacitor and the second capacitor for generating the slope signal;
wherein the slope signal is correlated to a slope of the current signal.
16. The control circuit as claimed in
an over-voltage comparator generating an over-voltage signal in response to the slope signal and an over-voltage threshold when the slope signal is higher than the over-voltage threshold;
wherein the over-voltage signal is coupled to disable the switching signal.
17. The control circuit as claimed in
an under-voltage comparator generating an under-voltage signal in response to the slope signal and an under-voltage threshold when the slope signal is lower than the under-voltage threshold;
wherein the under-voltage signal is coupled to disable the switching signal.
18. The control circuit as claimed in
a current-limit adjustment circuit generating a current limit signal to disable the switching signal for limiting the switching current of the power converter in response to the slope signal;
wherein the current limit signal is decreased in response to the increase of the input voltage of the power converter.
19. The control circuit as claimed in
a signal adjustment circuit generating a blanking adjustment signal for adjusting a blanking time of the switching signal in response to the slope signal;
wherein the blanking time is increased in response to the decrease of the input voltage of the power converter.
21. The control circuit as claimed in
22. The control circuit as claimed in
23. The control circuit as claimed in
a first capacitor coupled to sample-and-hold the switching current through a first switch during a first period after the power transistor is turned on;
a second capacitor coupled to sample-and-hold the switching current through a second switch during a second period after the power transistor is turned on; and
a third capacitor coupled to sample-and-hold the differential voltage of the first capacitor and the second capacitor for generating the slope signal;
wherein the slope signal is correlated to a slope of the switching current.
24. The control circuit as claimed in
a current-limit adjustment circuit adjusting a current limit of the power transistor in response to the slope signal.
25. The control circuit as claimed in
26. The control circuit as claimed in
an over-voltage comparator generating an over-voltage signal in response to the slope signal and an over-voltage threshold when the slope signal is higher than the over-voltage threshold;
wherein the over-voltage signal is coupled to disable the switching signal.
27. The control circuit as claimed in
an under-voltage comparator generating an under-voltage signal in response to the slope signal and an under-voltage threshold when the slope signal is lower than the under-voltage threshold;
wherein the under-voltage signal is coupled to disable the switching signal.
28. The control circuit as claimed in
a signal adjustment circuit generating a blanking adjustment signal for adjusting a blanking time of the switching signal in response to the slope signal;
wherein the blanking time is increased in response to the decrease of the input voltage of the power converter.
30. The control method as claimed in
31. The control method as claimed in
generating a first signal in response to the switching current during a first period when the power transistor is turned on;
generating a second signal in response to the switching current during a second period when the power transistor is turned on; and
generating the slope signal correlated to the slope of the switching current in accordance with the first signal and the second signal.
32. The control method as claimed in
generating an over-voltage signal to disable the switching signal in response to the slope signal and an over-voltage threshold when the slope signal is higher than the over-voltage threshold.
33. The control method as claimed in
generating an under-voltage signal to disable the switching signal in response to the slope signal and an under-voltage threshold when the slope signal is lower than the under-voltage threshold.
34. The control method as claimed in
generating a blanking adjustment signal for adjusting a blanking time of the switching signal in response to the slope signal.
35. The control method as claimed in
36. The control method as claimed in
adjusting a current limit of the power transistor in response to the slope signal.
|
1. Field of the Invention
The present invention relates to power converters, and more specifically relates to the control of switching power converters.
2. Description of Related Art
Switching power converters have been widely used to provide regulated voltage and current. A transformer (an inductive device) is used in the power converter for energy store and power transfer.
The switching signal SW drives a power transistor 12 for switching a transformer 10. The transformer 10 is connected to an input voltage VIN of the power converter. The energy of the transformer 10 is transferred to the output voltage VO of the power converter through a rectifier 17 and a capacitor 18. A resistor RS is connected serially with the power transistor 12 to generate a current signal VI in response to a switching current IP of the transformer 10. The current signal VI is coupled to a current-sense terminal VS of the controller 15 for the control and protections of the power converter. A resistor 19 is further connected from the input voltage VIN to an input terminal IN of the controller 15 for over-voltage and under-voltage protections, etc.
Furthermore, the over-power protection of power converter requires sensing the input voltage VIN to control the maximum output power as a constant. The approach was disclosed as “PWM controller for controlling output power limit of a power supply” by Yang et al., U.S. Pat. No. 6,611,439. The drawback of this prior art is the power loss caused by the resistor 19 especially when the input voltage VIN is high. The object of the present invention is to sense the input voltage VIN for the control and protections without the need of the resistor 19 for saving power. Moreover, reducing input terminals of the controller 15 is another object of the present invention.
The present invention provides a method and a control circuit to detect an input voltage for the control and protections of a power converter. It includes a current sense circuit to generate a current signal in response to a switching current of a transformer. The transformer is operated as an inductive device. A detection circuit is coupled to sense the current signal for generating a slope signal in response to a slope of the current signal. When a power transistor of the power converter is turned on, the detection circuit will sample the current signal during a first period to generate a first signal. After that, sampling the current signal during a second period will generate a second signal. The slope of the current signal is determined in accordance with the first signal and the second signal. A protection circuit is further utilized to control the switching signal in accordance with the slope signal. The level of the slope signal is corrected correlated to the input voltage VIN of the power converter. The slope signal VSD is increased in response to the increase of the input voltage VIN.
The protection signal generator 350 serves as a protection circuit to control the switching signal SW in response to the input-voltage signal VV. The protection signal generator 350 includes comparators 320, 325 and operational amplifiers 330, 340 coupled to receive the input-voltage signal VV. A resistor 335 is coupled between the negative input terminal of the operational amplifier 330 and the input-voltage signal VV. A resistor 336 is coupled from the negative input terminal of the operational amplifier 330 to the output terminal of the operational amplifier 330. Resistors 335 and 336 determine the gain for operational amplifier 330. A resistor 345 is coupled between the negative input terminal of the operational amplifier 340 and the input-voltage signal VV. A resistor 346 is coupled from the negative input terminal of the operational amplifier 340 to the output terminal of the operational amplifier 340. Resistors 345 and 346 determine the gain for operational amplifier 340. A reference voltage VR connects the positive input terminals of the operational amplifiers 330 and 340.
Threshold voltages VTH and VTL are coupled to comparators 320 and 325 respectively. The over-voltage threshold VTH is coupled to the positive input terminal of the over-voltage comparator 320. The negative input terminal of the over-voltage comparator 320 is coupled to receive the input-voltage signal VV. The over-voltage comparator 320 is used to detect the over-voltage of the input-voltage signal VV. The over-voltage comparator 320 generates an over-voltage signal when the input-voltage signal VV is higher than the over-voltage threshold VTH. The under-voltage threshold VTL is coupled to the negative input terminal of the under-voltage comparator 325. The positive input terminal of the under-voltage comparator 325 is coupled to receive the input-voltage signal VV. The under-voltage comparator 325 is used to detect the under-voltage of the input-voltage signal VV. The under-voltage comparator 325 generates an under-voltage signal when the input-voltage signal VV is lower than the under-voltage threshold VTL. Input terminals of an AND gate 360 are connected to the output terminals of the comparators 320 and 325. The output terminal of the AND gate 360 generates the control signal ENB through a delay circuit 370. The delay circuit 370 provides a time delay for the disable of the control signal ENB when the over-voltage or the under-voltage of the input-voltage signal VV is occurred.
The operational amplifier 330 serves as a current-limit adjustment circuit for adjusting a current limit of the transformer 30 (shown in the
The capacitor 83 is connected to the negative input terminal of the comparator 87 to compare with the blanking adjustment signal VB coupled to the positive input terminal of the comparator 87. The output terminal of the comparator 87 is connected to the input terminal of the NAND gate 89. Another input terminal of the NAND gate 89 is connected to the switching signal SW. The blanking signal SK is thus generated at the output terminal of the NAND gate 89. The current of the constant current-source 85, the capacitance of the capacitor 83 and level of the blanking adjustment signal VB determine the blanking time of the blanking signal SK. The blanking time of the blanking signal SK is therefore increased in response to the decrease of the input voltage VIN.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention covers modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
Yang, Ta-yung, Lin, Chien-Yuan
Patent | Priority | Assignee | Title |
10211743, | Oct 04 2006 | Power Integrations, Inc. | Method and apparatus for a control circuit with multiple operating modes |
10461647, | Oct 04 2006 | Power Integrations, Inc. | Method and apparatus for a control circuit with multiple operating modes |
11137787, | Aug 28 2020 | Apple Inc | High-precision and high-bandwidth comparator |
8279627, | Oct 04 2006 | Power Integrations, Inc. | Method and apparatus for a control circuit with multiple operating modes |
8767414, | Oct 04 2006 | Power Integrations, Inc. | Method and apparatus for a control circuit with multiple operating modes |
9343978, | Oct 04 2006 | Power Integrations, Inc. | Method and apparatus for a control circuit with multiple operating modes |
9812973, | Oct 04 2006 | Power Integrations, Inc. | Method and apparatus for a control circuit with multiple operating modes |
Patent | Priority | Assignee | Title |
5903452, | Aug 11 1997 | Semiconductor Components Industries, LLC | Adaptive slope compensator for current mode power converters |
6836415, | Jun 18 2003 | FAIRCHILD TAIWAN CORPORATION | Primary-side regulated pulse width modulation controller with improved load regulation |
7259972, | Oct 07 2004 | Fairchild Semiconductor Corporation | Primary-side-control power converter having a switching controller using frequency hopping and voltage and current control loops |
7362592, | Sep 16 2004 | Fairchild Semiconductor Corporation | Switching control circuit for primary-side controlled power converters |
7362593, | Sep 16 2004 | Fairchild Semiconductor Corporation | Switching control circuit having off-time modulation to improve efficiency of primary-side controlled power supply |
7468896, | Oct 13 2004 | Infineon Technologies AG | Drive circuit for a switch in a switching converter |
20080169802, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 11 2007 | YANG, TA-YUNG | System General Corp | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 041584 | /0054 | |
Jan 11 2007 | LIN, CHIEN YUAN | System General Corp | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 041584 | /0054 | |
Aug 04 2010 | System General Corp. | (assignment on the face of the patent) | / | |||
Jun 20 2014 | System General Corporation | FAIRCHILD TAIWAN CORPORATION | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 042068 | /0929 | |
Dec 21 2016 | FAIRCHILD TAIWAN CORPORATION FORMERLY SYSTEM GENERAL CORPORATION | Semiconductor Components Industries, LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 042328 | /0318 | |
Feb 10 2017 | Semiconductor Components Industries, LLC | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | PATENT SECURITY AGREEMENT | 046410 | /0933 | |
Jun 22 2023 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Semiconductor Components Industries, LLC | RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933 | 064072 | /0001 | |
Jun 22 2023 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Fairchild Semiconductor Corporation | RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RECORDED AT REEL 046410, FRAME 0933 | 064072 | /0001 |
Date | Maintenance Fee Events |
May 07 2013 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Apr 21 2017 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Apr 22 2021 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Sep 06 2014 | 4 years fee payment window open |
Mar 06 2015 | 6 months grace period start (w surcharge) |
Sep 06 2015 | patent expiry (for year 4) |
Sep 06 2017 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 06 2018 | 8 years fee payment window open |
Mar 06 2019 | 6 months grace period start (w surcharge) |
Sep 06 2019 | patent expiry (for year 8) |
Sep 06 2021 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 06 2022 | 12 years fee payment window open |
Mar 06 2023 | 6 months grace period start (w surcharge) |
Sep 06 2023 | patent expiry (for year 12) |
Sep 06 2025 | 2 years to revive unintentionally abandoned end. (for year 12) |