A dc/DC converter has an output voltage and sources an output current to a load. The dc/DC converter includes an error amplifier with a reference input and a summing input. The reference input is electrically connected to a reference voltage. The summing input is electrically connected to the output voltage and the output current. The summing input is configured for adding together the output voltage and the output current. The error amplifier issues an error signal and adjusts the error signal dependent at least in part upon the output voltage and the output current. A comparator receives the error signal. The comparator has a ramp input electrically connected to a voltage ramp signal. The comparator issues an output signal that is based at least in part upon said error input. A power switch has an on condition and an off condition, and supplies dc current to the load when in the on condition. The power switch has a control input electrically connected to the comparator output signal. The power switch is responsive to the control input to change between the on condition and the off condition to thereby adjust the output current of the dc/DC converter.
|
0. 21. A controller for a dc/DC converter having an output voltage and sourcing an output current to a load, the controller comprising:
an error amplifier adapted to issue an error signal dependent at least in part upon a signal representative of the output voltage, a signal representative of the output current and a first reference;
a comparator, responsive to the error signal from the error amplifier, the comparator adapted to issue a comparator signal, the comparator signal based at least in part upon the error signal and a second reference; and
an output circuit, responsive to the output signal from the comparator, and adapted to provide a control signal based at least in part upon the comparator signal, wherein the control signal controls the dc/DC converter.
0. 16. A controller for a dc/DC converter having an output voltage and sourcing an output current to a load, the controller comprising:
an error amplifier adapted to issue an error signal dependent at least in part upon a signal representative of the output voltage, a signal representative of the output current and a first reference signal;
a comparator, responsive to the error signal from the error amplifier, the comparator adapted to issue a comparator signal, the comparator signal based at least in part upon the error signal and a second reference signal; and
a summer circuit coupled to one input of the error amplifier to combine at least two of the signal representative of the output voltage, the signal representative of the output current and the first reference signal.
0. 17. A controller for a dc/DC converter having an output voltage and sourcing an output current to a load, the controller comprising:
at least one first node adapted to receive a signal representative of the output current;
at least one second node adapted to receive a signal representative of the output voltage;
an error amplifier, coupled to the at least one first node and the at least one second node, and adapted to issue an error output dependent at least in part upon the signal representative of the output voltage, the signal representative of the output current and a first reference; and
a comparator, coupled to the error amplifier, the comparator adapted to issue a comparator output, the comparator output based at least in part upon the error output and a second reference.
0. 13. A controller for a dc/DC converter having an output voltage and sourcing an output current to a load, the controller comprising:
at least one first node adapted to receive a signal representative of the output current;
at least one second node adapted to receive a signal representative of the output voltage;
an error amplifier, responsive to the signal representative of the output current from the at least one first node and the signal representative of the output voltage from the at least one second node, and adapted to issue an error signal dependent at least in part upon the signal representative of the output voltage, the signal representative of the output current and a first reference signal; and
a comparator, responsive to the error amplifier, the comparator adapted to issue a comparator output signal, the comparator output signal based at least in part upon the error signal and a second reference signal.
0. 20. A controller for a dc/DC converter having an output voltage and sourcing an output current to a load, the controller comprising:
at least one first node adapted to receive a signal representative of the output current;
at least one second node adapted to receive a signal representative of the output voltage;
an error amplifier, responsive to the signal representative of the output current from the at least one first node and the signal representative of the output voltage from the at least one second node, and adapted to issue an error signal dependent at least in part upon the signal representative of the output voltage, the signal representative of the output current and a first reference;
a comparator, responsive to the error amplifier, the comparator adapted to issue a comparator output signal, the comparator output signal based at least in part upon the error signal and a second reference; and
an output circuit, responsive to the comparator output signal, and adapted to provide a control signal based at least in part upon the comparator output signal that controls the dc/DC converter.
0. 1. A dc/DC converter having an output voltage and sourcing an output current to a load, said dc/DC converter comprising:
an error amplifier having a reference input and a summing input, said reference input being electrically connected to a reference voltage, said summing input being electrically connected to each of the output voltage and the output current of said dc/DC converter, said summing input configured for adding together the output voltage and the output current, said error amplifier issuing an error signal and being configured for adjusting said error signal dependent at least in part upon the output voltage and the output current;
a comparator receiving said error signal, said comparator having a ramp input electrically connected to a voltage ramp signal, said comparator having a comparator output signal, said comparator output signal based at least in part upon said error input; and
a power switch having an on condition and an off condition, said power supply configured for supplying dc current to the load when in said on condition, said power switch having a control input electrically connected to said comparator output signal, said power switch being responsive to said comparator output signal to change between said on condition and said off condition to thereby adjust the output current of said dc/DC converter.
0. 2. The dc/DC converter of
0. 3. The dc/DC converter of
an inductor electrically connected between a first circuit node and the load, said first circuit node being disposed intermediate said power switch and the load, said inductor carrying the output current to the load;
a diode electrically connected between said first circuit node and ground, said diode being configured for carrying return load current, said return load current flowing from the load when said power switch is in said off condition; and
a current sensor having a current input, a current output, and a sensing output, the output current flowing into said current input and out of said current output, said current output being electrically connected to said first circuit node, said current sensor being configured for sensing at least one of said load current and said return load current and for issuing a sensor output signal representative of the output current, said sensor output signal being electrically coupled to said summing input of said error amplifier.
0. 4. The dc/DC converter of
0. 5. The converter of
0. 6. The converter of
0. 7. A method of providing droop in the output voltage of a dc/DC converter having an output current, said method comprising the steps of:
sensing the output current to thereby determine an output current signal representative of the output current;
further sensing the output voltage to thereby determine an output voltage signal representative of the output voltage;
summing said output current signal and said output voltage signal to thereby determine a voltage feedback signal;
comparing said voltage feedback signal with a reference voltage to thereby determine an error signal;
further comparing said error signal to a ramp voltage signal to thereby determine a current control signal; and
controlling the output voltage based at least in part upon said current control signal.
0. 8. The method of
0. 9. The method of
0. 10. The method of
0. 11. The method of
0. 12. The method of
0. 14. The controller of claim 13, wherein the second reference signal comprises a ramp signal.
0. 15. The controller of claim 13, further including a summer circuit coupled to one input of the error amplifier to combine at least two of the signal representative of the output voltage, the signal representative of the output current and the first reference signal.
0. 18. The controller of claim 17, wherein the second reference comprises a ramp signal.
0. 19. The controller of claim 17, further including a summer circuit coupled to one input of the error amplifier to combine at least two of the signal representative of the output voltage, the signal representative of the output current and the first reference.
0. 22. The circuit of claim 17, wherein the error amplifier has a high bandwidth.
|
Notice: More than one reissue application has been filed for the reissue of U.S. Pat. No. 6,181,120. The reissue applications are reissue application Ser. No. 10/045,169 (the grandparent reissue); reissue application Ser. No. 10/375,914 (the parent, continuation reissue); and reissue application Ser. No. (11/294,700) (the present, continuation reissue application). All three reissue applications are reissues of the same U.S. Pat. No. 6,181,120.
This continuation reissue application claims the benefit of U.S. Provisional Application Ser. No. 60/151,971, filed Sep. 1, 1999.
The present invention relates to DC/DC converters.
As the complexity and clock speed of CPUs continue to rise, greater demands are placed on the power supplies (DC/DC converters) that supply the operating voltage to the CPUs. Typically, the operating voltage of CPUs is specified with a relatively tight tolerance to ensure proper operation of the CPU. The tight tolerances on CPU operating voltages are being further narrowed as CPU clock and CPU bus speeds increase, and CPU operating voltages decrease. The decrease in permissible tolerances on CPU operating voltages has resulted in a corresponding increase in the regulation specifications of power supplies that supply operating voltages to CPUs.
The current drawn by a CPU generally undergoes frequent variation and rapid changes of substantial magnitude. For example, the current a CPU draws from a power supply may change by as much as 10-75 Amps per microsecond. These frequently varying and rapidly changing demands for substantial amounts of current are referred to as load transients. These extreme load transients cause a corresponding voltage transient on voltage output of the power supply, thereby making it very difficult for a power supply to comply with tight power supply regulation specifications. Many power supplies incorporate very large capacitors to reduce the effect of these large and rapid load transients, and thereby lessen the resultant corresponding voltage transients on the output voltage of the power supply to an acceptable level. However, the use of large capacitors adds significantly to the cost, size and weight of the power supply.
In order to reduce the number and size of capacitors needed to lessen the effect of a given load transient on power supply output voltage, a technique known as “droop” is employed. Normally, power supplies are designed to have an output voltage that is essentially independent of the load current. However, in applications where a power supply will be required to comply with tight regulation specifications in a high-load-transient environment, there is an advantage in carefully controlling and/or adjusting the output impedance of the power supply to thereby cause the power supply output voltage to decrease by a predetermined amount in response to an increase in current demanded by or being supplied to the load.
In conventional current-mode DC/DC converters, the duty cycle of the DC/DC converter is modulated by a negative-feedback voltage loop to maintain the desired output voltage. The feedback voltage loop has a DC voltage gain which determines the amount of “droop” in the output impedance of the power supply. The DC voltage gain of the feedback loop is, therefore, designed to be relatively low in order to achieve a relatively small amount of droop and thereby maintain a substantial degree of voltage regulation to comply with the tight tolerances placed upon the operating voltage supplied to the CPU.
The low DC gain in the feedback loop, however, results in any variations or offsets in the voltages within the DC/DC converter being reflected in a corresponding error in the output voltage of the converter. The only known solution to this problem is to design precise circuitry using components having tight tolerances in order to achieve low-offset voltages and/or precise internal voltages within the DC/DC converter. The inclusion of such precise circuitry adds substantially to the cost and complexity of the converter.
Therefore, what is needed in the art is a converter that maintains voltage regulation in a high-load-transient environment.
Furthermore, what is needed in the art is a converter which does not depend upon large capacitors to maintain voltage regulation in a high-load transient environment, and is therefore less expensive to build, smaller in size and lighter in weight.
Moreover, what is needed in the art is a converter which achieves voltage regulation in a high-load transient environment without the use of precision circuitry, and is therefore less complex and less expensive to build.
The present invention provides a DC/DC converter having a controlled output impedance and which provides for a controlled droop in the output voltage in response to load transients.
The invention comprises, in one form thereof, a DC/DC converter having an output voltage and sourcing an output current to a load. The DC/DC converter includes an error amplifier with a reference input and a summing input. The reference input is electrically connected to a reference voltage. The summing input is electrically connected to the output voltage and the output current. The summing input is configured for adding together the output voltage and the output current. The error amplifier issues an error signal and adjusts the error signal dependent at least in part upon the output voltage and the output current. A comparator receives the error signal. The comparator has a ramp input electrically connected to a voltage ramp signal. The comparator issues an output signal that is based at least in part upon said error input. A power switch has an on condition and an off condition, and supplies dc current to the load when in the on condition. The power switch has a control input electrically connected to the comparator output signal. The power switch is responsive to the control input to change between the on condition and the off condition to thereby adjust the output current of the DC/DC converter.
An advantage of the present invention is that droop in the output voltage of the converter in response to a load transient is controlled and reduced.
Another advantage of the present invention is that the need for a plurality of large capacitors to maintain regulation of the output voltage in a high-load transient environment is eliminated, and therefore the present invention is less expensive to manufacture, is of a lighter weight and smaller in size than conventional DC/DC converters.
A further advantage of the present invention is that it is essentially immune to errors in internal reference and offset voltages.
The above-mentioned and other features and advantages of this invention, and the manner of attaining them, will become apparent and be better understood by reference to the following description of one embodiment of the invention in conjunction with the accompanying drawings, wherein:
Corresponding reference characters indicate corresponding parts throughout the several views. The exemplification set out herein illustrates one preferred embodiment of the invention, in one form, and such exemplification is not to be construed as limiting the scope of the invention in any manner.
Referring now to the drawings, and particularly to
Referring now to
Referring now to
As will be described in more detail hereinafter, the duty cycle of DC/DC converter 10 is modulated by a negative-feedback voltage loop to maintain the desired output voltage VOUT across load 22. In a current-mode converter (as in
To achieve output voltage regulation, output voltage VOUT is sensed and divided down by the voltage divider formed by R1 and R2 to produce the voltage VFB at node 26. Error Amp 28 amplifies the difference between VFB and the voltage reference VREF at node 30 and produces the error voltage VERROR at node 32. Thus, error amp 28 adjusts the VERROR voltage at node 30 as needed to achieve a power switch 14 duty cycle that forces VFB at node 26 to be equal to VREF. Subtraction circuit 35 subtracts VISENSE from VERROR. Because the current sensed by current sensor 24 is subtracted from VERROR in the form of VISENSE, error amp 28 also adjusts VERROR at node 32 in accordance with VISENSE to produce the needed duty cycle. This results in an effective control, or programming, of the current sensed by current sensor 24. Depending on the gain of the signal conditioning block 36, the VERROR signal at node 32 can be proportional to the intra-cycle peaks of the sensed current (known as Peak Current Control) or the VERROR signal may be proportional to the average value of the sensed current (known as Average Current Control).
To implement either Peak Current or Average Current Control, it is necessary to add frequency compensation to the voltage feedback loop to achieve stability. Frequency compensation is accomplished by CCOMP and R1. CCOMP and R1 add a high-frequency pole into the feedback loop that cancels a zero that is due to the Equivalent Series Resistance (ESR) of the output capacitor CL. Depending on the details of the circuit values, this compensating pole is sometimes not needed. The feedback resistor RFB is adjusted to control the DC gain of error amplifier 28, and thereby provide the desired amount of droop in the output voltage VOUT of converter 10. Since the voltage VERROR at node 32 is proportional to VISENSE, which represents the current sensed by current sensor 24 and which is proportional to load current IOUT, a reduction in DC gain will cause the output voltage VOUT to vary with the load current IOUT. In this manner, a controlled droop in the output impedance of converter 10 is achieved. For example, the voltage VISENSE may vary by 2V as the load current IOUT varies from 0 to 10 Amps. If the ratio of RFB to R1, is equal to 10 (ten), the voltage VOUT will decrease by 0.1V as the load current is increased from 0 to 10 Amps (hence, “Droop”).
The fundamental problem with the method of converter in achieving and controlling droop resides in the low DC gain of the voltage feedback loop. This low gain is used to provide the drooping characteristic, but it also has an undesirable side-effect. As a result of this low DC gain, any variations in the VRAMP signal or DC offsets in current sensor 24 or comparator 16 will be reflected in a corresponding error in the voltage VOUT. For example, if the average value of the voltage VRAMP has tolerance of ±200 mV, and the ratio of RFB to R1 is equal to 20, an additional error term of ±10 mV on the voltage VOUT will result. The only known solution to this problem is to design precise circuitry in order to achieve low-offset voltages and/or a precise VRAMP voltage. The inclusion of such precise circuitry adds substantially to the cost and complexity of a DC/DC converter.
Referring now to
The most fundamental feature of DC/DC converter 100 is that current sensor 124 is electrically connected to the output voltage feedback loop. More particularly, VISENESE is divided by the voltage divider formed by R1 and R2, and this divided portion forms part of VFB. However, it is to be understood that the current through inductor 120 or the current through diode 118 can be sensed and similarly connected to the output voltage feedback loop, rather than the current through power switch 114. VISENESE is connected to the voltage feedback loop without first being frequency compensated by error amplifier 128, as in conventional DC/DC converter 10 of
To understand how DC/DC converter 100 creates the desired drooping output voltage characteristic, first consider the operation of DC/DC converter 100 under a no-load condition with IOUT=0. In this case, VISENSE=0, and the output voltage VOUT of converter 100, under this no-load condition, is given by Vref (R1+R2)/R2. Note that R1 and R2 here are intentionally chosen so that the no-load output voltage of converter 100 is a predetermined amount greater than the desired target voltage. At full load, when IOUT=IMAX, VISENSE will equal VISENSE, MAX, and thus we have VOUT=[VREF(R1+R2)/R2]−VISENSE,MAX. Thus, as the current through load 122 increases from zero to full load current, output voltage VOUT decreases, or droops, by VISENSE,MAX Volts.
Note especially that the same frequency compensation provided by RCOMP and CCOMP is applied to both the VFB voltage signal and the VISENSE current signal. In this way, average current mode control is implemented without the need for a separate signal conditioning block (Gc(s) in
Referring now to
While this invention has been described as having a preferred design, the present invention can be further modified within the spirit and scope of this disclosure. This application is therefore intended to cover any variations, uses, or adaptations of the present invention using the general principles disclosed herein. Further, this application is intended to cover such departures from the present disclosure as come within the known or customary practice in the art to which this invention pertains and which fall within the limits of the appended claims.
Isham, Robert H., Hawkes, Charles E., Walters, Michael M.
Patent | Priority | Assignee | Title |
8531167, | May 27 2009 | Kabushiki Kaisha Toshiba | Circuit |
RE44910, | Sep 01 1999 | INTERSIL AMERICAS LLC | Current mode DC/DC converter with controlled output impedance |
Patent | Priority | Assignee | Title |
4468722, | Jul 28 1982 | MARCONI COMMUNICATIONS, INC | Power supply having slope controlled output volt-ampere characteristic |
4536700, | Mar 28 1984 | WESTINGHOUSE NORDEN SYSTEMS INCORPORATED | Boost feedforward pulse width modulation regulator |
4635178, | Nov 04 1983 | Ascom Energy Systems AG | Paralleled DC power supplies sharing loads equally |
4924170, | Jan 03 1989 | Unisys Corporation | Current sharing modular power supply |
5192906, | Mar 08 1989 | ANT Nachrichtentechnik GmbH | Switching regulator with current limiting shutdown |
5200643, | Feb 21 1989 | SUNDSTRAND CORPORATION, A DE CORP | Parallel electric power supplies with current sharing and redundancy |
5477132, | Jan 10 1992 | SPACE SYSTEMS LORAL, LLC | Multi-sectioned power converter having current-sharing controller |
5513089, | Jun 18 1993 | Ricoh Company, LTD | Switching power source control circuit for controlling a variable output to be a target value by thinning-out switching pulses |
5514947, | Jan 31 1995 | Duracell Inc | Phase lead compensation circuit for an integrated switching regulator |
5627460, | Dec 28 1994 | Unitrode Corporation | DC/DC converter having a bootstrapped high side driver |
5734259, | Sep 24 1996 | DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT | Balanced delta current method for current control in a hysteretic power supply |
5770926, | Dec 28 1995 | Fairchild Korea Semiconductor Ltd | Feedback control system of an electronic ballast which detects arcing of a lamp |
5838147, | Nov 28 1994 | Sharp Kabushiki Kaisha | IC wherein a chopper-type buck regulator PNP switch supplies base current to the load |
5877611, | Oct 08 1997 | ABB POWER ELECTRONICS INC | Simple and efficient switching regulator for fast transient loads such as microprocessors |
5917312, | Jun 16 1998 | ABB POWER ELECTRONICS INC | System and method for voltage positioning a regulator and regulator employing the same |
5949229, | Aug 28 1996 | Fairchild Korea Semiconductor Ltd | Power factor correction circuit having an error signal multiplied by a current signal |
6058030, | Nov 20 1997 | INTERSIL AMERICAS LLC | Multiple output DC-to-DC converter having enhanced noise margin and related methods |
6064187, | Feb 12 1999 | GOOGLE LLC | Voltage regulator compensation circuit and method |
6181120, | Sep 01 1999 | Intersil Americas, Inc | Current mode dc/dc converter with controlled output impedance |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
May 26 2000 | HAWKES, CHARLES E | Intersil Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023522 | /0313 | |
May 26 2000 | WALTERS, MICHAEL M | Intersil Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023522 | /0313 | |
Jun 06 2000 | ISHAM, ROBERT H | Intersil Corporation | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 023522 | /0313 | |
May 23 2001 | Intersil Corporation | INTERSIL COMMUNICATIONS, INC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 027793 | /0280 | |
Dec 05 2005 | Intersil Americas Inc. | (assignment on the face of the patent) | / | |||
Aug 01 2006 | INTERSIL COMMUNICATIONS, INC | Intersil Americas Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 027788 | /0560 | |
Apr 27 2010 | Intersil Corporation | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | PLANET ATE, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | D2Audio Corporation | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | Elantec Semiconductor, Inc | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | Intersil Americas Inc | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | KENET, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | ZILKER LABS, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | INTERSIL COMMUNICATIONS, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | Techwell, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Apr 27 2010 | QUELLAN, INC | MORGAN STANLEY & CO INCORPORATED | SECURITY AGREEMENT | 024335 | /0465 | |
Dec 23 2011 | Intersil Americas Inc | INTERSIL AMERICAS LLC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 033119 | /0484 |
Date | Maintenance Fee Events |
Jul 30 2012 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Nov 08 2014 | 4 years fee payment window open |
May 08 2015 | 6 months grace period start (w surcharge) |
Nov 08 2015 | patent expiry (for year 4) |
Nov 08 2017 | 2 years to revive unintentionally abandoned end. (for year 4) |
Nov 08 2018 | 8 years fee payment window open |
May 08 2019 | 6 months grace period start (w surcharge) |
Nov 08 2019 | patent expiry (for year 8) |
Nov 08 2021 | 2 years to revive unintentionally abandoned end. (for year 8) |
Nov 08 2022 | 12 years fee payment window open |
May 08 2023 | 6 months grace period start (w surcharge) |
Nov 08 2023 | patent expiry (for year 12) |
Nov 08 2025 | 2 years to revive unintentionally abandoned end. (for year 12) |