An interface forming method includes forming a first layer containing a first chemical element and chemisorbing on the first layer an interface layer containing at least one monolayer of the first chemical element intermixed with a second chemical element different from the first chemical element. A second layer comprising the second chemical element can be formed on the interface layer. The first layer might not substantially contain the second chemical element, the second layer might not substantially contain the first chemical element, or both. An apparatus can include a first layer containing a first chemical element, an interface layer chemisorbed on the first layer, and a second layer containing a second element on the interface layer. The interface layer can contain at least one monolayer of the first chemical element intermixed with a second chemical element different from the first chemical element.
|
31. An electronic device comprising:
a conductive first layer comprising a metal containing Pt and/or Ru;
an insulative second layer comprising ta; and
an interface layer between and in contact with the first and second layers, the interface layer comprising the metal and ta, not substantially comprising material originating from the first or second layers, and providing a composition gradient across a thickness of the interface layer such that a first ratio of the metal to ta in the interface layer proximate the first layer is greater than a second ratio of the metal to ta in the interface layer proximate the second layer.
21. A capacitor comprising:
a first capacitor plate comprising a first chemical element;
a first portion of at least one monolayer chemisorbed on the first plate, the first portion comprising the first chemical element;
a second portion of the at least one monolayer chemisorbed on the first plate, the second portion comprising a second chemical element different from the first chemical element;
an interface layer comprising the first and second portions of the at least one monolayer;
a dielectric layer comprising the second chemical element on the interface layer; and
a second capacitor plate over the dielectric layer.
0. 35. A capacitor comprising:
a first conductive layer comprising a first chemical element;
a first portion of at least one monolayer on the first conductive layer, the first portion comprising the first chemical element;
a second portion of the at least one monolayer on the first conductive layer, the second portion comprising a second chemical element different from the first chemical element;
an interface layer comprising the first and second portions of the at least one monolayer;
a dielectric layer comprising the second chemical element on the interface layer; and
a second conductive layer over the dielectric layer.
0. 34. A capacitor comprising:
a first conductive plate over a semiconductor substrate, the first plate comprising a first metal;
an interface layer in contact with the first plate, the interface layer comprising at least one monolayer of the first metal intermixed with a second metal which is different from the first metal;
a dielectric layer comprising the second metal on and in contact with the interface layer, the interface layer being disposed between the first plate and the dielectric layer such that the interface layer adheres to both the dielectric layer and the first plate; and
a second conductive plate over the dielectric layer.
18. An electronic device comprising:
a capacitor plate with a conductive first layer comprising a first chemical element;
a capacitor dielectric with an insulative second layer comprising a second chemical element different from the first chemical element; and
an interface layer between and in contact with the first and second layers, the interface layer comprising the first and second chemical elements, not substantially comprising material originating from the first or second layers, providing a composition gradient across a thickness of the interface layer, and comprising at least one monolayer of intermixed first and second chemical elements chemisorbed on the first layer.
0. 36. An electronic device comprising:
a conductive first layer comprising a first chemical element;
a dielectric second layer comprising a second chemical element different from the first chemical element; and
an interface layer between and in contact with the first and second layers, the interface layer comprising the first and second chemical elements, and providing a composition gradient across a thickness of the interface layer such that a first ratio of the first chemical element to the second chemical element in the interface layer proximate the first layer is greater than a second ratio of the first chemical element to the second chemical element in the interface layer proximate the second layer.
1. A capacitor comprising:
a first capacitor plate over a semiconductive substrate, the first plate comprising a first metal selected from the group consisting of Pt and Ru;
an interface layer chemisorbed on and in contact with the first plate, the interface layer comprising at least one monolayer of the first metal intermixed with a second metal selected from the group consisting of Ba, Sr, Ti, Pb, Zr, and ta;
a capacitor dielectric layer comprising the second metal on and in contact with the interface layer, the interface layer improving adhesion between the first plate and the dielectric layer compared to adhesion otherwise occurring with the dielectric layer formed on and in contact with the first plate in the absence of the interface layer; and
a second capacitor plate over the dielectric layer.
11. An electronic device comprising:
a capacitor plate with a conductive first layer comprising a first chemical element;
a capacitor dielectric with an insulative second layer comprising a second chemical element different from the first chemical element; and
an interface layer between and in contact with the first and second layers, the interface layer comprising the first and second chemical elements, not substantially comprising material originating from the first or second layers, and providing a composition gradient across a thickness of the interface layer such that a first ratio of the first chemical element to the second chemical element in the interface layer proximate the first layer is greater than a second ratio of the first chemical element to the second chemical element in the interface layer proximate the second layer.
2. The article of
4. The article of
5. The capacitor of
6. The capacitor of
8. The article of
9. The article of
12. The device of
13. The electronic device of
14. The capacitor of
15. The capacitor of
16. The device of
17. The device of
19. The capacitor of
20. The capacitor of
22. The device of
23. The device of
24. The device of
25. The electronic device of
26. The capacitor of
27. The capacitor of
28. The capacitor of
29. The device of
30. The device of
32. The capacitor of
33. The capacitor of
0. 37. The capacitor of claim 34 wherein the first metal is selected from the group consisting of Ru, ta, and Pt.
0. 38. The capacitor of claim 34 wherein the dielectric layer comprises at least one of: barium strontium titanate, lead zirconate titanate, and tantalum oxide.
0. 39. The capacitor of claim 34 wherein the second metal comprises at least one of: Ba, Sr, Ti, Pb, Zr, and ta.
0. 40. The capacitor of claim 35 wherein the first chemical element is selected from the group consisting of Ru, ta, and Pt.
0. 41. The capacitor of claim 35 wherein the dielectric layer comprises at least one of: barium strontium titanate, lead zirconate titanate, and tantalum oxide.
0. 42. The capacitor of claim 35 wherein the second chemical element comprises at least one of: Ba, Sr, Ti, Pb, Zr, and ta.
0. 43. The electronic device of claim 36 wherein the first chemical element is selected from the group consisting of Ru, ta, and Pt.
0. 44. The electronic device of claim 36 wherein the dielectric second layer comprises at least one of: barium strontium titanate, lead zirconate titanate, and tantalum oxide.
0. 45. The capacitor of claim 36 wherein the second chemical element comprises at least one of: Ba, Sr, Ti, Pb, Zr, and ta.
|
|||||||||||||||||||||||||||
This patent resulted from a divisional application of Ser. No. 09/825,087 U.S. Pat. No. 6,908,639, filed Apr. 2, 2001.
The present invention relates to chemisorbed interface layers of mixed composition and methods of forming interfaces, including interface layers in electronic devices and methods of formation.
The need for better performing electronic devices, such as semiconductor devices, is increasing and a wider variety of materials are becoming candidates for incorporation into such devices. Although such materials may provide the necessary physical characteristics desired of a semiconductor, conductor, insulator, etc., incompatibilities can arise wherein materials do not adhere well together, creating defects in finished products. Surface defects, vacancies, misalignments, etc. can adversely impact adherence of one layer to another and can impact the interface there between. Accordingly, improvements in adherence of layers and interfaces would provide significant advantages in reducing product defects.
According to one aspect of the invention, an interface forming method can include forming a first layer comprising a first chemical element and chemisorbing on the first layer an interface layer including the first chemical element intermixed with a second chemical element different from the first chemical element. The interface layer can include at least one monolayer. A second layer is formed on the interface layer and can contain the second chemical element. As an example, the first layer might not contain the second chemical element. Similarly, the second layer might not contain the first chemical element. The first layer can be conductive and the second layer can be insulative. As a further example, the first layer can include a metal other than Ta, such as Pt, and the second layer can include Ta2O5.
In another aspect of the invention an electronic device interface forming method includes forming a first layer containing a first chemical element and chemisorbing a first portion of at least one monolayer over the first layer, the first portion including the first chemical element. A second portion of the at least one monolayer can be chemisorbed over the first layer and include a second chemical element different from the first chemical element. The first and second portions of the at least one monolayer can be contained in an interface layer. A second layer can be formed on the interface layer and contain the second chemical element. As an example, the first portion of the at least one monolayer can be chemisorbed on first parts of the first layer and the second portion of the at least one monolayer can be chemisorbed on second parts of the first layer.
As yet another aspect of the invention, an electronic device interface forming method can include forming a first device layer containing a first chemical element and chemisorbing a first unsaturated interface layer including the first chemical element on the first device layer. The first interface layer can have a thickness of about 1 to about 10 monolayers. A second unsaturated interface layer may be chemisorbed at least on the first device layer in areas not saturated by the first interface layer. The second interface layer can contain a second chemical element. A second device layer containing a second chemical element can be formed on the first and second interface layers.
An apparatus according to one aspect of the invention can include a first layer containing a first chemical element and an interface layer chemisorbed on the first layer. The interface layer can contain a first chemical element intermixed with a second chemical element different from the first chemical element. The apparatus can further include a second layer on the interface layer containing a second chemical element.
In another aspect of the invention an electronic device includes a first layer containing a first chemical element, a first portion of at least one monolayer chemisorbed on the first layer, a second portion of the at least one monolayer chemisorbed on the first layer, an interface layer comprising the first and second portions of the at least one monolayer, and a second layer on the interface layer. The first portion can contain the first chemical element and the second portion can contain a second chemical element different from the first chemical element. The second layer can contain the second chemical element.
Preferred embodiments of the invention are described below with reference to the following accompanying drawings.
This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws “to promote the progress of science and useful arts” (Article 1, Section 8).
The methods and apparatuses of the aspects of the invention described herein are applicable to a variety of technologies. One example of an apparatus is an electronic device. Similarly, one example of an interface forming method is an electronic device interface forming method. However, the aspects of the invention are not limited to such devices or interface forming methods. The steps of the methods described herein may be accomplished by a variety of methods as well. For example, atomic layer deposition (ALD) can be a suitable technique for accomplishing the steps of the methods described herein.
ALD involves formation of successive atomic layers on a substrate. Such layers may comprise an epitaxial, polycrystalline, amorphous, etc. material. ALD may also be referred to as atomic layer epitaxy, atomic layer processing, etc. Further, the invention may encompass other deposition methods not traditionally referred to as ALD, for example, chemical vapor deposition (CVD), but nevertheless including the method steps described herein. The deposition methods herein may be described in the context of formation on a semiconductor wafer. However, the invention encompasses deposition on a variety of substrates besides semiconductor substrates.
In the context of this document, the term “semiconductor substrate” or “semiconductive substrate” is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.
Described in summary, ALD includes exposing an initial substrate to a first chemical species to accomplish chemisorption of the species onto the substrate. Theoretically, the chemisorption forms a monolayer that is uniformly one atom or molecule thick on the entire exposed initial substrate. In other words, a saturated monolayer. Practically, as further described below, chemisorption might not occur on all portions of the substrate. Nevertheless, such an imperfect monolayer is still a monolayer in the context of this document.
The first species is purged from over the substrate and a second chemical species is provided to chemisorb onto the first monolayer of the first species. The second species is then purged and the steps are repeated with exposure of the second species monolayer to the first species. In some cases, the two monolayers may be of the same species. Also, a third species or more may be successively chemisorbed and purged just as described for the first and second species.
Purging may involve a variety of techniques including, but not limited to, contacting the substrate and/or monolayer with a carrier gas and/or lowering pressure to below the deposition pressure to reduce the concentration of a species contacting the substrate and/or chemisorbed species. Examples of carrier gases include N2, Ar, He, Ne, Kr, Xe, etc. Purging may instead include contacting the substrate and/or monolayer with any substance that allows chemisorption byproducts to desorb and reduces the concentration of a contacting species preparatory to introducing another species. A suitable amount of purging can be determined experimentally as known to those skilled in the art. Purging time may be successively reduced to a purge time that yields an increase in film growth rate. The increase in film growth rate might be an indication of a change to a non-ALD process regime and may be used to establish a purge time limit.
ALD is often described as a self-limiting process, in that a finite number of sites exist on a substrate to which the first species may form chemical bonds. The second species might only bond to the first species and thus may also be self-limiting. Once all of the finite number of sites on a substrate are bonded with a first species, the first species will often not bond to other of the first species already bonded with the substrate. However, process conditions can be varied in ALD to promote such bonding and render ALD not self-limiting. Accordingly, ALD may also encompass a species forming other than one monolayer at a time by stacking of a species, forming a layer more than one atom or molecule thick. The various aspects of the present invention described herein are applicable to any circumstance where ALD may be desired.
Often, traditional ALD occurs within an often-used range of temperature and pressure and according to established purging criteria to achieve the desired formation of an overall ALD layer one monolayer at a time. Even so, ALD conditions can vary greatly depending on the particular precursors, layer composition, deposition equipment, and other factors according to criteria known by those skilled in the art. Maintaining the traditional conditions of temperature, pressure, and purging minimizes unwanted reactions that may impact monolayer formation and quality of the resulting overall ALD layer. Accordingly, operating outside the traditional temperature and pressure ranges may risk formation of defective monolayers.
The general technology of chemical vapor deposition (CVD) includes a variety of more specific processes, including, but not limited to, plasma enhanced CVD and others. CVD is commonly used to form non-selectively a complete, deposited material on a substrate. One characteristic of CVD is the simultaneous presence of multiple species in the deposition chamber that react to form the deposited material. Such condition is contrasted with the purging criteria for traditional ALD wherein a substrate is contacted with a single deposition species that chemisorbs to a substrate or previously deposited species. An ALD process regime may provide a simultaneously contacted plurality of species of a type or under conditions such that ALD chemisorption, rather than CVD reaction occurs. Instead of reacting together, the species may chemisorb to a substrate or previously deposited species, providing a surface onto which subsequent species may next chemisorb to form a complete layer of desired material.
Under most CVD conditions, deposition occurs largely independent of the composition or surface properties of an underlying substrate. By contrast, chemisorption rate in ALD might be influenced by the composition, crystalline structure, and other properties of a substrate or chemisorbed species. Other process conditions, for example, pressure and temperature, may also influence chemisorption rate. Accordingly, observation indicates that chemisorption might not occur appreciably on portions of a substrate though it occurs at a suitable rate on other portions of the same substrate.
According to one aspect of the invention, an interface forming method may include forming a first layer containing a first chemical element and chemisorbing on the first layer an interface layer containing at least one monolayer of the first chemical element intermixed with a second chemical element different from the first chemical element. The method can further include forming a second layer containing the second chemical element on the interface layer. The first and second layers can be formed by any method. Since the interface layer:contains the first chemical element, the interface layer can adhere well to the first layer. Also, since the interface layer contains the second chemical element, the interface layer also can adhere well to the second layer. Accordingly, the interface layer potentially can improve adherence of the second layer over the first layer.
The above described method can be particularly advantageous when the second layer might not adhere well to the first layer. For example, the first and second layer might not adhere well when the first layer does not substantially contain the second chemical element, the second layer does not substantially contain the first chemical element, or both. Observation indicates that such circumstance can arise, for example, when the first layer is conductive and the second layer is insulative, or vice versa. The method may be particularly useful when the first layer contains a metal other than Ta and the second layer contains Ta2O5. By way of example, the metal other than Ta can be Pt.
An exemplary metal-insulator-metal capacitor stack can include, respectively, Pt, Ta2O5, and Pt. The interfacial properties in the stack can influence current leakage and other performance characteristics of the capacitor. Also, suitable adhesion of the stack layers maintains integrity of the device. In keeping with the various aspects of the invention described herein, an interface layer can be formed between the Pt and Ta2O5 that includes intermixed Pt and Ta2O5 formed by ALD. Such a concept can also be used to enhance adhesion of other materials, for example, adhesion of Pt and Ru to oxide containing surfaces, such as barium strontium titanate, lead zirconate titanate, Ta2O5, etc.
In another aspect of the invention, an electronic device interface forming method includes forming an interface layer between and in contact with a first layer containing a first chemical element and a second layer containing a second chemical element different from the first chemical element. The interface layer can be formed separately from forming the first and second layers and contain the first and second chemical elements. The interface layer can also be formed such that it does not substantially contain material from the first or second layers as separately formed. Preferably, the interface layer contains at least one monolayer of intermixed first and second chemical elements chemisorbed on the first layer.
The interface layer is described as not substantially containing material from the first or second layers to indicate that the method used to form the interface layer adds material to a surface of the preexisting first or second layer without reliance on material therein to form part of the composition of the interface layer. It is recognized that after formation of the interface layer, insignificant amounts of material from the first or second layers can potentially diffuse into the interface layer. However, such diffusion still allows formation of an interface layer not substantially containing material from the first or second layers. Surface nitridation or surface oxidation as known to those skilled in the art are examples of methods that rely on existing materials to form part of a composition in a subsequently formed layer.
Similarly, when the first layer does not substantially contain the second chemical element or the second layer does not substantially contain the first chemical element such a circumstance refers to the primary composition of the first or second layer excluding contaminants, trace elements, and diffused material from surrounding structures. Understandably, contaminants, trace elements, and diffused materials can potentially insignificantly alter the composition of the first or second layers in a manufacturing process without causing such layers to substantially contain the first or second chemical elements.
Accordingly, a still further aspect of the invention provides an electronic device interface forming method that includes forming a first layer containing a first chemical element, chemisorbing a first portion of at least one monolayer over the first layer, and chemisorbing a second portion of the at least one monolayer over the first layer. The first portion of the at least one monolayer can contain the first chemical element. The second portion of the at least one monolayer can contain a second chemical element different from the first chemical element. The first and second portions of the at least one monolayer can form part of an interface layer. The method can further include forming a second layer containing a second chemical element on the interface layer. Preferably, the first portion of the at least one monolayer can be chemisorbed on first parts of the first layer and the second portion of the at least one monolayer can be chemisorbed on second parts of the first layer.
In a still further aspect of the invention, an electronic device interface forming method includes forming a first device layer containing a first chemical element, chemisorbing a first unsaturated interface layer containing the first chemical element on the first device layer, and chemisorbing a second unsaturated interface layer at least on the first device layer in areas not saturated by the first interface layer. The first interface layer can have a thickness of from about 1 to about 10 monolayers. The second interface layer can have a thickness of from about 1 to about 10 monolayers and contain a second chemical element different from the first chemical element. The method can further include forming a second device layer containing the second chemical element on the first and second interface layers. One example of a first device layer can be a capacitor plate while a second device layer can be a capacitor dielectric. Similarly, the first device layer can be a capacitor dielectric while the second device layer is a capacitor plate.
Turning to
Although the preferred method described above in relation to
An advantage of using ALD to form first and second materials 6, 8 is that desired properties of interface layer 10 can be controlled at the atomic level. Interfacial properties such as dead layers, surface defects, vacancies, and impurities, as known to those skilled in the art can be improved with selection of suitable components for the interface layer and ALD processing conditions. For example, saturation of the surface of first layer 4 with intermixed first and second materials 6, 8 can reduce vacancies at the interface between first layer 4 and second layer 12. Further, selection of elements exhibiting suitable atomic diameters for interface layer 10 can improve the packing density of the interface between first layer 4 and second layer 12. The reduction in defects at the interface can provide a better functioning device. It is an additional advantage that an interface layer formed according to the various aspects of the invention described above can improve adhesion between first layer 4 and second layer 12. Existing knowledge of those skilled in the art regarding adhesion between particular materials can be used to select a compositional ratio of first material 6 to second material 8 in interface layer 10. Similarly, such information can be used to select potentially different compositional ratios for each monolayer formed as part of an interface layer.
For example, interface layer 10 can have a fixed composition among monolayers. A ratio of first material 6 to second material 8 may be selected and then processing structured to produce the fixed composition. For an interface layer between Ta2O5 and Pt, about 5 monolayers of Pt can be chemisorbed on the Ta2O5 followed by about 5 monolayers of Ta2O5. Additional alternating Pt and Ta2O5 material can be added in about equal numbers of monolayers to a desired interface layer depth. The resulting interface layer can exhibit about a 1:1 ratio of Pt to Ta2O5.
As another example, interface layer 10 can have a composition gradient among monolayers. A beginning ratio of first material 6 to second material 8 may be initially selected and then altered as successive monolayers are added to form interface layer 10. A ratio proximate an inner surface of interface layer 10 can thus be different from a ratio proximate an outer surface of interface layer 10. For an interface layer between Ta2O5 and Pt, about 5 monolayers of Pt can be chemisorbed on the Ta2O5 followed by about 5 monolayers of Ta2O5. Additional alternating Pt and Ta2O5 material can be added with one further monolayer of Pt included in each turn. Accordingly, 6 Pt monolayers could chemisorbed, then 7 Pt monolayers, 8 Pt monolayers, and so on, each time followed by chemisorption of 5 Ta2O5 monolayers or less. As an alternative, the number of Ta2O5 monolayers could be decreased while holding the number of Pt monolayers constant. In either case, the ratio of Pt to Ta2O5 can increase as the interface layer depth increases to the point where a Pt layer is formed on the interface layer.
Formation of Pt monolayers by ALD can be performed using a precursor pair of a cyclopentadienyl-platinum (Cp-Pt) complex and an oxidizer such as H2O, O3, O2, N2O, NO, isopropyl alcohol (IPA), mixtures thereof, and other oxidizers known to those skilled in the art. At a temperature of about 175 to about 275° C. and a pressure of about 10 milliTorr to about 10 Torr, Cp-Pt may be pulsed over a substrate for about 0.3 to about 3 seconds. After purging for about 0.5 to about 10 seconds, the oxidizer may be pulsed for a time similar to Cp-Pt, followed by another purge to complete one cycle and to form one monolayer having a typical depth of about 1 Angstrom. Completion of five cycles can thus form 5 monolayers.
Formation of Pt monolayers by ALD can be performed in a similar manner alternatively using Cp-Pt, platinum-hexafluoroacetylacetonate (Pt-HFA), platinum-acetylacetonate, platinum-tetrakis(trifluorophosphine) (Pt(PF3)4), cyclopentadienyl-platinum-trimethyl (CpPtMe3), methylcyclopentadienyl-platinum-trimethyl ((MeCp)PtMe3), or mixtures thereof.
Formation of Ta2O5 monolayers by ALD can be performed using a precursor pair of tantalum tetraethoxide dimethylaminoethoxide (TATDMAE) and an oxidizer such as H2O, O3, O2, N2O, NO, isopropyl alcohol (IPA), mixtures thereof, and other oxidizers known to those skilled in the art. At a temperature of about 200 to about 500° C. and a pressure of about 10 milliTorr to about 10 Torr, TATDMAE may be pulsed over a substrate for about 0.3 to about 3 seconds. After purging for about 0.5 to about 10 seconds, the oxidizer may be pulsed for a time similar to TATDMAE, followed by another purge to complete one cycle and to form one monolayer having a typical depth of about 1 Angstrom. Completion of five cycles can thus form 5 monolayers.
Formation of Ta2O5 monolayers by ALD can be performed in a similar manner alternatively using TATDMAE, TaCl5, TaF5, tantalum pentaethoxide (TAETO), or mixtures thereof.
The present aspects of the invention include apparatuses as well as, the methods described above. In one aspect, an apparatus can include a first layer containing a first chemical element, an interface layer chemisorbed on the first layer, and a second layer on the interface layer. The interface layer can contain at least one monolayer of the first chemical element intermixed with a second chemical element different from the first chemical element. The second layer can contain the second chemical element. Examples of material types and compositions for the first layer, interface layer, and second layer are described above.
In another aspect, an electronic device can include a first layer containing a first chemical element, a second layer containing a second chemical element different from the first chemical element, and an interface layer between and in contact with the first and second layers. The interface layer can contain first and second chemical elements and not substantially contain material originating from the first or second layers. Preferably, the interface layer contains at least one monolayer of intermixed first and second chemical elements chemisorbed on the first layer. An interface layer still does not substantially comprise material originating from the first or second layers when contaminants or trace elements of the first or second layers diffuse into the interface layer.
In a further aspect of the invention, an electronic device includes a first layer containing a first chemical element, a first portion of at least one monolayer chemisorbed on the first layer, a second portion of the at least one monolayer chemisorbed on the first layer, an interface layer comprising the first and second portions of the at least one monolayer, and a second layer on the interface layer. The first portion can contain the first chemical element and the second portion can contain a second chemical element different from the first chemical element. The second layer can also contain the second chemical element. Preferably, the first portion of the at least one monolayer is chemisorbed on first parts of the first layer and the second portion of the at least one monolayer is chemisorbed on second parts of the first layer. The at least one monolayer can include from about 1 to about 10 monolayers.
The apparatuses and electronic devices described above can exhibit similar advantages to those indicated in relation to the interface forming methods of the present invention.
In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.
Sandhu, Gurtej S., Basceri, Cem
| Patent | Priority | Assignee | Title |
| 9040413, | Dec 13 2012 | SanDisk Technologies LLC | Using saturated and unsaturated ALD processes to deposit oxides as ReRAM switching layer |
| Patent | Priority | Assignee | Title |
| 4058430, | Nov 29 1974 | PLANAR INTERNATIONAL OY A CORP OF FINLAND | Method for producing compound thin films |
| 4109031, | Dec 27 1976 | United Technologies Corporation | Stress relief of metal-ceramic gas turbine seals |
| 4228212, | Jun 11 1979 | General Electric Company | Composite conductive structures in integrated circuits |
| 5879459, | Aug 29 1997 | EUGENUS, INC | Vertically-stacked process reactor and cluster tool system for atomic layer deposition |
| 6015989, | Jun 28 1996 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device having a capacitor electrode formed of iridum or ruthenium and a quantity of oxygen |
| 6111321, | Aug 03 1994 | International Business Machines Corporation | Ball limiting metalization process for interconnection |
| 6241821, | Mar 22 1999 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Method for fabricating a semiconductor structure having a crystalline alkaline earth metal oxide interface with silicon |
| 6407435, | Feb 11 2000 | Sharp Laboratories of America, Inc.; Sharp Laboratories of America, Inc | Multilayer dielectric stack and method |
| 6428859, | Dec 06 2000 | Novellus Systems, Inc | Sequential method for depositing a film by modulated ion-induced atomic layer deposition (MII-ALD) |
| 6458416, | Jul 19 2000 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Deposition methods |
| 6465828, | Jul 30 1999 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor container structure with diffusion barrier |
| 6524868, | Jun 30 2000 | Hyundai Electronics Industries Co., Ltd. | Method for fabricating semiconductor memory device |
| 6534395, | Mar 07 2000 | ASM INTERNATIONAL N V | Method of forming graded thin films using alternating pulses of vapor phase reactants |
| 6570253, | Oct 19 1999 | Samsung Electronics Co., Ltd. | Multi-layer film for a thin film structure and a capacitor using the same |
| 6576053, | Oct 06 1999 | TARGUS GROUP INTERNATIONAL, INC | Method of forming thin film using atomic layer deposition method |
| 6597029, | Jun 30 2000 | Hynix Semiconductor Inc. | Nonvolatile semiconductor memory device |
| 6818935, | Sep 12 2001 | Hynix Semiconductor Inc. | Semiconductor device and method for fabricating the same |
| 20010041250, | |||
| 20020106536, | |||
| 20020110991, | |||
| 20030032281, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Mar 14 2001 | SANDHU, GURTEJ S | Micron Technology, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 027539 | /0172 | |
| Mar 14 2001 | BASCERI, CEM | Micron Technology, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 027539 | /0172 | |
| Jun 09 2009 | Micron Technology, Inc | Mosaid Technologies Incorporated | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 024612 | /0397 | |
| Sep 24 2009 | Mosaid Technologies Incorporated | (assignment on the face of the patent) | / | |||
| Dec 23 2011 | Mosaid Technologies Incorporated | ROYAL BANK OF CANADA | U S INTELLECTUAL PROPERTY SECURITY AGREEMENT FOR NON-U S GRANTORS - SHORT FORM | 027512 | /0196 | |
| Dec 23 2011 | 658868 N B INC | ROYAL BANK OF CANADA | U S INTELLECTUAL PROPERTY SECURITY AGREEMENT FOR NON-U S GRANTORS - SHORT FORM | 027512 | /0196 | |
| Dec 23 2011 | 658276 N B LTD | ROYAL BANK OF CANADA | U S INTELLECTUAL PROPERTY SECURITY AGREEMENT FOR NON-U S GRANTORS - SHORT FORM | 027512 | /0196 | |
| Jan 01 2014 | Mosaid Technologies Incorporated | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 032439 | /0638 | |
| Jun 11 2014 | ROYAL BANK OF CANADA | CONVERSANT IP N B 276 INC | RELEASE OF SECURITY INTEREST | 033484 | /0344 | |
| Jun 11 2014 | ROYAL BANK OF CANADA | CONVERSANT IP N B 868 INC | RELEASE OF SECURITY INTEREST | 033484 | /0344 | |
| Jun 11 2014 | ROYAL BANK OF CANADA | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | RELEASE OF SECURITY INTEREST | 033484 | /0344 | |
| Jun 11 2014 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | ROYAL BANK OF CANADA, AS LENDER | U S PATENT SECURITY AGREEMENT FOR NON-U S GRANTORS | 033706 | /0367 | |
| Jun 11 2014 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | CPPIB CREDIT INVESTMENTS INC , AS LENDER | U S PATENT SECURITY AGREEMENT FOR NON-U S GRANTORS | 033706 | /0367 | |
| Aug 20 2014 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | CHANGE OF ADDRESS | 033678 | /0096 | |
| Jul 31 2018 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | CPPIB CREDIT INVESTMENTS, INC | AMENDED AND RESTATED U S PATENT SECURITY AGREEMENT FOR NON-U S GRANTORS | 046900 | /0136 | |
| Jul 31 2018 | ROYAL BANK OF CANADA, AS LENDER | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | RELEASE OF U S PATENT AGREEMENT FOR NON-U S GRANTORS | 047645 | /0424 | |
| Oct 28 2020 | CPPIB CREDIT INVESTMENTS INC | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 054387 | /0186 | |
| Apr 01 2021 | CONVERSANT INTELLECTUAL PROPERTY INC | Mosaid Technologies Incorporated | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 058297 | /0458 | |
| Apr 01 2021 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Mosaid Technologies Incorporated | CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING PARTY S NAME PREVIOUSLY RECORDED AT REEL: 058297 FRAME: 0458 ASSIGNOR S HEREBY CONFIRMS THE CHANGE OF NAME | 064761 | /0349 |
| Date | Maintenance Fee Events |
| Nov 17 2011 | ASPN: Payor Number Assigned. |
| Mar 11 2015 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
| Mar 14 2019 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
| Date | Maintenance Schedule |
| Dec 13 2014 | 4 years fee payment window open |
| Jun 13 2015 | 6 months grace period start (w surcharge) |
| Dec 13 2015 | patent expiry (for year 4) |
| Dec 13 2017 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Dec 13 2018 | 8 years fee payment window open |
| Jun 13 2019 | 6 months grace period start (w surcharge) |
| Dec 13 2019 | patent expiry (for year 8) |
| Dec 13 2021 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Dec 13 2022 | 12 years fee payment window open |
| Jun 13 2023 | 6 months grace period start (w surcharge) |
| Dec 13 2023 | patent expiry (for year 12) |
| Dec 13 2025 | 2 years to revive unintentionally abandoned end. (for year 12) |