A processor which executes positive conversion processing, which converts coded data into uncoded data, and saturation calculation processing, which rounds a value to an appropriate number of bits, at high speed. When a positive conversion saturation calculation instruction “MCSST D1” is decoded, the sum-product result register 6 outputs its held value to the path P1. The comparator 22 compares the magnitude of the held value of the sum-product result register 6 with the coded 32-bit integer “0x0000_00FF”. The polarity judging unit 23 judges whether the eighth bit of the value held by the sum-product result register 6 is “ON”. The multiplexer 24 outputs one of the maximum value “0x0000_00FF” generated by the constant generator 21, the zero value “0x0000_0000” generated by the zero generator 25, and the held value of the sum-product result register 6 to the data bus 18.
|
0. 36. A processor comprising:
a decoder that receives an instruction causing the processor to execute an operation comprising:
(1) performing a calculation upon a signed input operand to generate a result,
(2) converting the result to zero when the result is negative, and
(3) saturating the result to a maximum value when the result exceeds the maximum value; and
a circuit that executes the operation.
0. 23. A processor comprising:
a decoder that receives an instruction causing the processor to execute an operation comprising:
(1) converting a signed input operand to zero when the operand is negative, and
(2) saturating the operand to a maximum value when the operand exceeds the maximum value; and
a circuit that executes the operation, wherein
the maximum value is specified with an opcode for the instruction, and is not specified by an operand for the instruction.
0. 50. A processor that decodes and executes instructions, the processor comprising:
a decoding unit for detecting whether an instruction to be decoded is a certain instruction; and
a rounding unit for rounding, when the decoding unit is detecting that the instruction is the certain instruction, a signed m-bit integer stored at an operand designated by the certain instruction to a value expressed as an unsigned s-bit integer wherein s is less than m, wherein
the value of s is specified by an opcode for the instruction, and is not specified by an operand for the instruction.
0. 47. A processor that decodes and executes instructions, the processor comprising:
a decoding unit for decoding an instruction including a certain instruction, the certain instruction designating a signed data; and
a positive conversion and saturation calculation unit for a) converting the data to zero when the data is negative, and for b) saturating the data to a maximum value when the data exceeds the maximum value,
wherein the converting and the saturating are selectively performed in response to decoding of the certain instruction performed at the decoding unit, and
wherein the maximum value is specified with an opcode for the instruction, and is not specified by an operand for the instruction.
8. A processor that decodes and executes instructions,
the processor comprising:
first detecting unit for detecting whether an instruction to be decoded is an instruction performing a calculation;
second detecting unit for detecting whether an instruction to be decoded is an instruction performing both a calculation and a rounding of the calculation result;
calculating unit for performing, when the first detecting unit detects that the instruction performs a calculation, a calculation using a signed m-bit integer; and
rounding unit for rounding, when the second detecting unit detects the instruction performing both a calculation and a rounding, a result of the calculation performed with a signed m-bit integer to a value expressed as an unsigned s-bit integer wherein s is less than m.
0. 48. A processor that decodes and executes instructions, the processor comprising:
a decoding unit for decoding an instruction including a certain instruction, the certain instruction designating a signed data;
a calculating unit for performing calculations using the data designated by the certain instruction to produce output data; and
a positive conversion and saturation calculation unit for a) converting the output data provided by the calculating unit to zero when the output data is negative, and b) saturating the output data provided by the calculating unit to a maximum value when the output data exceeds the maximum value;
wherein the calculating together with either the converting or the saturating are performed in response to decoding of the certain instruction performed at the decoding unit.
15. A program recording medium that enables a processor to decode and execute instructions comprising:
first direction for directing the processor to detect whether an instruction to be decoded is an instruction for performing a calculation;
second direction for directing the processor to detect whether an instruction to be decoded is an instruction performing both a calculation and a rounding of the calculation result;
third direction for directing the processor to perform, when the processor detects that the instruction performs a calculation, a calculation using a signed m-bit integer; and
fourth direction for directing the processor, when the processor is detecting an instruction performing both a calculation and a rounding, for rounding a result of the calculation performed with a signed m-bit integer to a value expressed as an unsigned s-bit integer wherein s is less than m.
0. 34. A processor that decodes and executes instructions, the processor comprising:
a calculating unit for calculating; and
a positive conversion and saturation calculation unit for
a) converting a data to zero when the data is negative, and
b) saturating a data to a maximum value when the data exceeds the maximum value,
wherein the positive conversion and saturation calculation unit converts or saturates data provided by the calculating unit, and the calculating together with one of the converting and the saturating are performed by one instruction,
wherein the positive conversion and saturation calculation unit includes
a zero generator for outputting a data having a zero value, and
a constant generator for outputting data of the maximum value,
wherein the positive conversion and saturation calculation unit further includes a selection unit for
a) selecting the output of the zero generator when the data provided by the calculating unit is negative, and
b) selecting the output of the constant generator, when the data exceeds the maximum value,
wherein the selection unit selects one of the output of the zero generator, the output of the constant generator, and a value obtained by truncating the data provided by the calculating unit, when the data provided by the calculating unit is neither negative nor exceeds the maximum value,
wherein the positive conversion and saturation calculation unit further includes:
a polarity judging unit for detecting whether the data designated by the one instruction is negative; and
a comparator for detecting whether the data exceeds the maximum value, and
wherein the selection unit
a) selects the output of the zero generator when the polarity judging unit has detected that the data is negative,
b) selects the output of the constant generator when the comparator has detected that the data exceeds the maximum value, and
c) selects the output of the truncating unit when neither the polarity judging unit has detected that the data is negative nor the comparator has detected that the data exceeds the maximum value.
0. 1. A processor that decodes and executes instructions,
the processor comprising:
a detecting unit for detecting whether an instruction to be decoded is a predetermined instruction; and
a rounding unit for rounding, when the detecting unit is detecting that the instruction is the predetermined instruction, a signed m-bit integer stored at an operand designated by the predetermined instruction to a value expressed as an unsigned s-bit integer wherein s is less than m.
0. 2. The processor of
a first judging circuit for judging, when the detecting unit is detecting that the instruction is the predetermined instruction, whether a signed m-bit integer stored at the operand is a negative number; and
a second judging circuit for judging when the detecting unit is detecting that the instruction is the predetermined instruction, whether a signed m-bit integer stored at the operand exceeds a maximum value expressed as an unsigned s-bit integer, and
wherein the processor further comprises:
transferring unit for transferring one of a first predetermined value expressed as an unsigned s-bit integer a second predetermined value expressed as an unsigned s-bit integer, and a value stored at the operand to the transfer address for a rounding result, based on the combination of respective judging results of the first judging circuit and the second judging circuit.
0. 3. The processor of
wherein the transferring unit transfers a value zero expressed as an s-bit integer as the first predetermined value to the transfer address for the rounding result, when the first judging circuit judges that the signed m-bit integer stored at the operand is a negative number;
wherein the transferring unit transfers the maximum value expressed as an unsigned s-bit integer as a second predetermined value to the transfer address for the rounding result, when the second judging circuit judges that the signed m-bit integer stored at the operand exceeds the maximum value expressed as an unsigned s-bit integer, and
wherein the transferring unit transfers the value stored at the operand to the transfer address for the rounding result, when the first judging circuit judges that the signed m-bit integer stored at the operand is not a negative number and the second judging circuit judges that the signed m-bit integer stored at the operand does not exceed the maximum value.
0. 4. The processor of
wherein the first judging circuit includes a judging unit for judging whether a sign bit of an s-bit integer in the signed m-bit integer stored at the operand is on or off, and
wherein the second judging circuit includes a calculator for subtracting a maximum positive value for an s-bit integer from the signed m-bit integer stored at the operand.
0. 5. The processor of
wherein the judging unit of the first judging circuit examines one of an eighth, sixteenth, and twenty-fourth bit counted from a least significant bit side as the sign bit, in accordance with a content of the indication field included in the predetermined instruction, and
wherein the second judging circuit includes a generating unit for generating one of an unsigned 8-bit integer, and an unsigned 16-bit integer, and an unsigned 24-bit integer, in accordance with a content of the indication field included in the predetermined instruction.
0. 6. The processor of
wherein the predetermined instruction designates the specialized register as the operand, and
the transferring unit transfers the value stored in the specialized register to the transfer address for the rounding result, when the first judging circuit judges that a signed m-bit integer stored in the specialized register is not a negative number and the second judging circuit judges that the signed m-bit integer stored in the specialized register does not exceed the maximum value.
0. 7. The processor of
wherein the predetermined instruction designates one of the general registers in the register file as a transfer address for a rounding result, and
wherein the transferring unit transfers one of a first predetermined value express as an unsigned s-bit integer, a second predetermined value expressed as an unsigned s-bit integer, and a value stored in the specialized register to the general register being designated by the predetermined instruction.
9. The processor of
and wherein the rounding unit includes:
a first judging circuit for judging, when the second detecting unit detects the instruction performing both a calculation and a rounding, whether the calculation result of the calculating unit is a negative number; and
a second judging circuit for judging, when the second detecting unit detects that the instruction performing both a calculation and a rounding, whether the calculation result of the calculating unit exceeds a maximum value expressed as an unsigned s-bit integer, and
wherein the processor further comprises:
transferring unit for transferring one of a first predetermined value expressed as an unsigned s-bit integer, a second predetermined value expressed as an unsigned s-bit integer, and the calculation result of the calculating unit to the transfer address, based on the combination of respective judging results of the first judging circuit and the second judging circuit.
10. The processor of
wherein the transferring unit transfers a value zero expressed as an s-bit integer as the first predetermined value to the transfer address, when the first judging circuits judges that the calculation result of the calculating unit is a negative number;
wherein the transferring unit transfers the maximum value expressed as an unsigned s-bit integer as the second predetermined value to the transfer address, when the second judging circuit judges that the calculation result of the calculating unit exceeds the maximum value expressed as an unsigned s-bit integer; and
wherein the transferring unit transfers the calculation result of the calculating unit to the transfer address for the rounding result, when the first judging circuit judges that the calculation result of the calculating unit is not a negative number and the second judging circuit judges that the calculation result of the calculating unit does not exceed the maximum value.
11. The processor of
wherein the second judging circuit includes a calculator for subtracting a maximum positive value for an unsigned s-bit integer from the calculation result of the calculation unit.
12. The processor of
wherein the judging unit of the first judging circuit examines one of an eighth, sixteenth, and twenty-fourth bit from a least significant bit as the sign bit, in accordance with a content of the indication field included in the correction instruction, and
wherein the calculator includes a generating unit for generating one of an unsigned 8-bit integer, an unsigned 16-bit integer, and an unsigned 24-bit integer, in accordance with a content of the indication field included in a correction instruction.
13. The processor of
wherein each calculation instruction designates one of the general registers in the register file as a transfer address for a rounding result.
0. 14. A machine readable medium storing a program that enables a processor for executing a rounding process comprising:
detection step for directing the processor for detecting whether an instruction to be decoded by the processor is a predetermined instruction; and
rounding step for directing the processor for rounding a signed m-bit integer stored at an operand designated by the predetermined instruction to a value expressed as an unsigned s-bit integer wherein s is less than m.
16. The program recording medium of
17. The program recording medium of
a first judging step for judging, when the processor detects the instruction performing both a calculation and a rounding, whether the calculation result of the calculating means is a negative number; and
a second judging step for judging, when the processor detects that the instruction performing both a calculation and a rounding, whether the calculation result of the calculating means exceeds a maximum value expressed as an unsigned s-bit integer, and
transferring step for directing the processor to transfer one of a first predetermined value expressed as an unsigned s-bit integer, a second predetermined value expressed as an unsigned s-bit integer, and the calculation result of the calculating data to the transfer address, based on the combination of respective judging results of the first judging step and the second judging step.
18. The program recording medium of
wherein the transferring step directs the processor to transfer the maximum value expressed as an unsigned s-bit integer as the second predetermined value to the transfer address, when the second judging step judges that the calculation result of the calculating data exceeds the maximum value expressed as an unsigned s-bit integer; and
wherein the transferring step directs the processor to transfer the calculation result of the calculating data to the transfer address for the rounding result, when the first judging step judges that the calculation result of the calculating data is not a negative number and the second judging step judges that the calculation result of the calculating data does not exceed the maximum value.
19. The processor of
wherein the second judging step directs the processor to subtract a maximum positive value for an unsigned s-bit integer from the calculation result of the calculation data.
20. The program recording medium of
wherein the first judging step directs the processor to examine one of an eighth, sixteenth, and twenty-fourth bit from a least significant bit as the sign bit, in accordance with a content of the indication field,
wherein the second judging step directs the processor to generate one of an unsigned 8-bit integer, an unsigned 16-bit integer, and an unsigned 24-bit integer, in accordance with a content of the indication field.
0. 21. The processor of claim 8,
wherein the value of s is specified by the instruction performing both a calculation and a rounding.
0. 22. The program recording medium of claim 15,
wherein the value of s is specified by the instruction performing both a calculation and a rounding.
0. 24. The processor of claim 23, wherein the instruction designates the operand.
0. 25. The processor of claim 24,
wherein the operation further comprises (3) truncating the operand when the operand is neither negative nor exceeds the maximum value.
0. 26. The processor of claim 25,
wherein the operand is a signed integer, each of the maximum value and the truncated operand is an unsigned integer, and available range of the signed integer entirely includes an available range of the unsigned integer.
0. 27. The processor of claim 26,
wherein the signed integer is m-bit long and the unsigned integer is s-bit long, wherein s is less than m.
0. 28. The processor of claim 24, wherein the circuit includes
a zero generator for outputting data having a zero value, and
a constant generator for outputting data of the maximum value.
0. 29. The processor of claim 28, wherein the circuit further includes a selection unit for
selecting the output of the zero generator when the operand designated by the instruction is negative, and
selecting the output of the constant generator when the operand exceeds the maximum value.
0. 30. The processor of claim 29,
wherein the selection unit selects one of the output of the zero generator, the output of the constant generator, and a value obtained by truncating the operand designated by the instruction, when the operand is neither negative nor exceeds the maximum value.
0. 31. The processor of claim 24,
wherein the operand designated by the instruction is a result of executing a second instruction which is different from the instruction.
0. 32. The processor of claim 23,
wherein the operation further comprises:
(3) truncating the operand when the operand is neither negative nor exceeds the maximum value; and
wherein the circuit includes
a zero generator for outputting a value zero represented as an s-bit integer,
a constant generator for outputting data of the maximum value represented as an unsigned s-bit integer,
a truncating unit for truncating the operand designated by the instruction and which is represented as a signed m-bit integer, to an unsigned s-bit value, s being less than m, and
a selection unit for a) selecting the output of the zero generator, when the operand designated by the instruction is negative, b) selecting the output of the constant generator, when the operand exceeds the maximum value, and c) selecting the output of the truncating unit, when the operand is neither negative nor exceeds the maximum value.
0. 33. The processor of claim 23,
wherein the maximum value is specified by the instruction.
0. 35. The processor of claim 34,
wherein the maximum value is specified by the one instruction.
0. 37. The processor of claim 36, wherein the instruction designates the operand.
0. 38. The processor of claim 37,
wherein the operation further comprises (4) truncating the result when the result is neither negative nor exceeds the maximum value.
0. 39. The processor of claim 38,
wherein the operand is a signed integer, each of the maximum value and the truncated operand is an unsigned integer, and an available range of the signed integer entirely includes an available range of the unsigned integer.
0. 40. The processor of claim 39,
wherein the signed integer is m-bit long and the unsigned integer is s-bit long, wherein s is less than m.
0. 41. The processor of claim 36,
wherein the operation further comprises:
(4) truncating the result when the result is neither negative nor exceeds the maximum value;
wherein the operand is represented as a signed m-bit integer; and
wherein the circuit includes
a zero generator that outputs a value zero represented as an s-bit integer,
a constant generator that outputs data of the maximum value represented as an unsigned s-bit integer,
a truncating unit that truncates the result to an unsigned s-bit value, s being less than m, and
a selection unit that
a) selects the output of the zero generator, when the result is negative,
b) selects the output of the constant generator, when the result exceeds the maximum value, and
c) selects the output of the truncating unit, when the result is neither negative nor exceeds the maximum value.
0. 42. The processor of claim 41,
wherein the circuit further includes
a polarity judging unit for detecting whether the result is negative, and
a comparator for detecting whether the result exceeds the maximum value,
wherein the selection unit
a) selects the output of the zero generator, when the polarity judging unit has detected that the result is negative,
b) selects the output of the constant generator, when the comparator has detected that the result exceeds the maximum value, and
c) selects the output of the truncating unit, when neither the polarity judging unit has detected that the result is negative, nor the comparator has detected that the result exceeds the maximum value.
0. 43. The processor of claim 36,
wherein the circuit includes
a zero generator for outputting data having a zero value; and
a constant generator for outputting data of the maximum value.
0. 44. The processor of claim 43,
wherein the circuit further includes a selection unit for
a) selecting the output of the zero generator when the result is negative, and
b) selecting the output of the constant generator when the result exceeds the maximum value.
0. 45. The processor of claim 44,
wherein the selection unit selects one of the output of the zero generator, the output of the constant generator, and a value obtained by truncating the result, when the result is neither negative nor exceeds the maximum value.
0. 46. The processor of claim 36,
wherein the maximum value is specified by the instruction.
0. 49. The processor of claim 48,
wherein the maximum value is specified by the certain instruction.
0. 51. The processor of any one of claims 23-32, wherein the circuit executes the operation within a single execution cycle.
0. 52. The processor of any one of claims 36-45, wherein the circuit executes the operation in a single cycle.
|
|||||||||||||||||
This Equation 1 has Gji*Fij (i,j=1,2,3,4,5 . . . 8) as its elemental operations and is a compound operation which finds an algebraic sum of the elemental operations. The calculation of the respective elemental operations and the calculation of the algebraic sum are expressed in the present matrix multiplication subroutine by a loop statement (this loop statement being called a “sum-product loop”) that repeatedly has a sum-product function multiplication instruction “MACCB Dm,Dn” performed.
As a result of the transfer instructions mentioned above, the address registers A0, A1, and A2 are used to indicate the read addresses for the compressed data, the coefficient data, and the matrix multiplication result data which are each composed of 8*8 elements.
Instruction 4, “MOV INIT,D2”, sets the initial value INIT for the number of iterations into the data register D2, while instruction 5, “MOV (A0),D0”, has the coefficient data Fji read from the address indicated by the address register A0 transferred to the data register D0. Instruction 6, “MOV (A1),D1”, has the compressed data Gij read from the address indicated by the address register A1 transferred to the data register D1. Instruction 7, “MACCB D0,D1”, is a multiplication instruction with a sum-product function that uses the data register D0, the data register D1, and the sum-product result register 6. Instruction 8, “CMP NUMBER,D2” is an instruction which performs an upper limit check on the number of iterations by subtracting the total number of iterations NUMBER from the number of iterations stored in the data register D2.
Instruction 9, “BCS LP1_NEXT” is a conditional branch instruction that branches to instruction 13 “ADD 1,D2” with the label LP1_NEXT when the carry flag is ON as a result on the subtraction performed in instruction 8 “CMP NUMBER, D2”.
Instruction 10, “MCSST D1” is an instruction that performs conversion to a positive value and saturation calculation processing (hereinafter referred to as “positive conversion saturation calculation processing”) when the carry flag is OFF.
Instruction 13, “INC D2” is an addition instruction that increments the number of iterations stored in the data register D2 by 1, while instruction 14, “INC A0”, is an addition instruction that increments the read address for coefficient data stored in the address register A0 by 1. Instruction 15, “ADD ROW1,A1”, is an addition instruction that adds one row number ROW1 to the read address of the coefficient data stored in the address register A1. Instruction 16, “BRA LP1_START”, is an unconditional branch instruction that branches to the label LP1—START.
The label LP1_START is attached to instruction 5, “MOV (A0),D0”, with the instruction sequence from instruction 5 to instruction 12, “BRA LP1_END” calculating one elemental operation, with the algebraic sum of the calculation results of all iterations of this instruction sequence being found.
The label LP1_NEXT is attached to instruction 13, “ADD 1,D2”, with the instruction sequence from instruction 13 to instruction 16, “BRA LP1_START” moving the read address of the compressed data to a next row and the read address of the coefficient data to the next column when the matrix multiplication of one row of elements by one column of elements has been completed. At the same time, the number of iterations stored in the data register D2 is incremented by 1.
The field indicating the read address of the multiplier and the field indicating the read address of the multiplicand can be set at one of “00”, “01”, “10”, and “11”, thereby indicating one of data register D0, data register D1, data register D2, and the sum-product result register 6 as a read address for the multiplier Gji or the multiplicand Fij.
The one-bit field for indicating the calculated content of the elementary operation shows the content of the calculation of the elementary operation performed for the multiplier and the multiplicand Fij. When “1” is written into this field, the multiplication “Gji*Fij” of the multiplier Gij and the multiplicand Fij is indicated as the content of the elementary operation on the multiplier Gji and the multiplicand Fij.
When the one-bit field indicating the storage address of a sum-product value is set at “1”, this indicates that the MCR (the sum-product result register 6 which is described later) is set as the storage address of the sum-product value. When the one-bit field indicating the calculated content of the algebraic sum is set at “1”, this shows that the algebraic sum is set so that the multiplication result “Gji*Fij” is added to the sum-product value stored in the sum-product result register 6.
When the sum-product operation “G11*F11+G12*F21+G13*F31 . . . ” is performed, it should be noted that a bit error when transferring the element Fij of the compressed data can result in a sum-product value ““G11*F11+G12*F21+G13*F31 . . . ” which is beyond a reproducible range for the reproduction-related hardware. Since this risk exists, the matrix multiplication subroutine performs the positive conversion saturation calculation instruction “MCSST Dm” after the loop processing repeating the sum-product function multiplication instruction “MACCB D0,D1” has been completed, so that positive conversion saturation calculation processing is performed for the sum-product value.
The format of the operation codes for the positive conversion saturation calculation instruction “MCSST Dm” is shown in
As described above, the decompression processing program stored in the ROM 11 is such that the elementary operations and the algebraic sum calculation that compose the compound operation that is required by the matrix multiplication subroutine are performed by a sum-product multiplication instruction “MACCB Dm,Dn”, so that the algorithm is very compact. Since only this operation needs to be performed by the processor, the memory area of the ROM 11 that is used by the decompression processing program is extremely small.
This completes the description of the instruction sequences stored in the ROM 11, so that the following explanation will instead focus on the constructional elements of the processor shown in
The instruction fetch circuit 12 shown in
The decoder 13 has an instruction buffer for accumulating the plurality of instructions that are read from the data bus 18 and an instruction register for holding an instruction to be decoded, out of the plurality of instructions accumulated in the instruction buffer. The decoder 13 decodes the instruction stored in the instruction buffer and has the operation execution apparatus 14 perform the necessary control to have the decoded instruction executed. Of the control operations mentioned here, special attention should be paid to (1) register output control, (2) calculation execution control, and (3) constant generation control. These are described in more detail below.
(1) Register output control refers to a controlling of the operation execution apparatus 14 to output a stored value of a register indicated by either the first or second operand in an arithmetic calculation instruction, a logic operation instruction, or a sum-product function multiplication instruction. (2) Calculation execution control refers to a controlling of the operation execution apparatus 14 to execute the calculation indicated by an arithmetic calculation instruction, a logic operation instruction, or a sum-product function multiplication instruction. (3) Constant generation control refers to a controlling of the operation execution apparatus 14 to generate a maximum value or zero for performing a positive conversion saturation calculation instruction. The (1) register output control and the (2) calculation execution control are performed when an arithmetic calculation instruction, a logic operation instruction, or a sum-product function multiplication instruction is decoded by the decoder 13, while the (1) register output control and the (3) constant generation control are performed when a positive conversion saturation calculation instruction is decoded by the decoder 13. Occurrences of (2) calculation execution control only happen when a sum-product function multiplication function is decoded, while occurrences of (3) constant generation control only happen when a positive conversion saturation calculation instruction is decoded, so that the (2) calculation execution control and the (3) constant generation control are mutually exclusive.
The address bus 17 has a bit width of 32 bits and is used to transfer the compressed data Fji, the coefficient data Gij, and the matrix multiplication data Hij when data is outputted by the RAM 10.
The operation execution apparatus 14 includes a register file and an ALU circuit, and performs calculation according to control by the decoder 13.
It should be especially noted here that the construction is such that the instruction fetch circuit 12 performs the fetch stage, the decoder 13 the decoding stage, and the operation execution apparatus 14 the operation execution stage, the memory write stage, and the register write stage. These live stages are realized by a five-stage pipeline process. The instruction fetch circuit 12 starts to fetch another instruction once an instruction has entered the decoding stage performed by the decoder 13, and so does not wait for the execution of the present and preceding instructions to be completed. In the same way, the decoder 13 does not wait for the execution of the present and preceding instructions to be completed, and so starts to decode a new instruction once a decoded instruction has entered the operation execution stage performed by the operation execution apparatus 14. By performing such processing, the processor processes the instruction sequence stored in the ROM 11 according to a five-stage pipeline process composed of an instruction fetch stage, a decoding stage, an execution stage, a memory access stage, and a register write stage, as shown in
This completes the description of the constructional elements of the processor. The following description will focus on the internal construction of the operation execution apparatus 14. As shown in
The register file 1 is composed of four 32-bit data registers D0-D3, and three 32-bit address registers A0-A2. During (1) register output control, when one or two register names are indicated by the decoder 13, the register file 1 has the stored values of the registers with the indicated register names outputted via paths C2, C3 to the first internal bus 15 and the second internal bus 16. The register file 1 also holds the value transferred on the data bus 18 which it receives via the path C1.
The first internal bus 15 is 32 bits wide and transfers a 32-bit stored value outputted by the register file 1 to the ALU circuit 2.
The second internal bus 16 is also 32 bits wide and transfers a 32-bit stored value outputted by the register file 1 to the ALU circuit 2.
The code extension circuit 4 performs code extension when the stored value of a data register transferred from the register file 1 via the first internal bus 15 is a negative number. In the present embodiment, multipliers and multiplicands are defined as coded 8-bit numbers, so that the code extension circuit 4 performs code extension of 8-bit negative numbers. As one example, when the stored value transferred via the first internal bus 15 is the 8-bit negative value “0x0000—0080”, the code in the 8th bit is extended to the 9th through 32nd bits so that the value “0xFFFF_FF80” is outputted to the ALU circuit 2.
The code extension circuit 5 performs code extension when the stored value of a data register transferred from the register file 1 via the second internal bus 16 is a negative number. In the present embodiment, multipliers and multiplicands are defined as coded 8-bit numbers, so that the code extension circuit 5 performs code extension of 8-bit negative numbers. The method used for code extension is the same as for the code extension circuit 4.
The ALU circuit 2 is composed of an addition unit, a multiplication unit, and a barrel shifter that are all 32-bits wide, and performs calculations according to the (2) calculation execution control indicated by the decoder 13. Since the input terminals of the ALU circuit 2 are connected to the output terminals of the code extension circuit 4 and the sum-product result register 6, the calculation performed according to the (2) calculation execution control is performed using the 32-bit stored value of a register which is outputted by the code extension circuit 4 and the 32-bit stored value of a register which is outputted by the sum-product result register 6.
When a sum-product function multiplication instruction “MACCB Dm,Dn” is decoded, the ALU circuit 2 performs multiplication of the 32-bit stored value of a register outputted by the code extension circuit 4 and the 32-bit stored value of a register outputted by the code extension circuit 5 and outputs a 64-bit multiplication result. The ALU circuit 2 also adds the 32-bit value transferred on the path P1 to the lower-order 32 bits of the 64-bit multiplication result and outputs a 32-bit addition result on the path P2.
It should be noted here that when the sum-product function multiplication instruction “MACCB D0,DL1” is decoded, the stored values of the read address registers indicated by the first and second operands of the sum-product function multiplication instruction “MACCB D0,D1” will be transferred on the first internal bus 15 and the second internal bus 16, so the ALU circuit 2 will perform the multiplication of the stored value of the register D0 and the stored value of the register D1. Also, when the sum-product function multiplication instruction “MACCB D0,D1” is decoded, the stored value of the sum-product result register 6 will be transferred on the path P1, so that the multiplication result of the data register D0 and the data register D1 will be added to the stored value of the sum-product result register 6 which has been outputted to the path P1. The result of this addition is then outputted on the path P2.
The sum-product result register 6 stores the sum-product value which has hitherto been accumulated, and outputs its stored value on the path P1 every time a sum-product function multiplication instruction is decoded. When the stored value on the path P1 and the multiplication result have been added by the ALU circuit 2, the addition result is outputted on the path P2, with this value being latched by the sum-product result register 6 and stored as the updated sum-product value. It should be noted here that the sum-product result register 6 stores the result of the multiplication by the ALU circuit 2 of the multiplier Gji and the multiplicand Fij as a coded 16-bit value.
The positive conversion saturation calculation circuit 3 rounds the stored value of the sum-product result register 6 expressed as a coded 16-bit value to a positive 8-bit integer.
The middle part of
The lower part of
In
It should be noted here that the range of values that can be used the sum-product value is a range of 15-bit positive and negative values to avoid the totaling of rounding errors. In more detail, when the sum-product value is found from the multiplication result of the multiplier Gji and the multiplicand Fij which are both coded 8-bit values, if the multiplication result were to be rounded to eight bits every time because the range of the multiplication matrix element Hij is eight bits, the rounding error would increase every time multiplication is performed. To avoid such increases in rounding error, the sum-product result register 6 sets the sum-product result as 16 bits and the positive conversion saturation calculation is only performed when the multiplication of one row by one column has been completed.
The stored value of the sum-product result register 6 shown by the bar in the center of
The positive conversion saturation calculation circuit 3 rounds the range of values shown by the symbol y2 (negative values) to the value “0x0000—0000”.
The internal construction of the positive conversion saturation calculation circuit 3 is shown inside the broken line y8 in
When the instruction read by the instruction fetch circuit 12 and decoded by the decoder 13 is a positive conversion saturation calculation instruction “MCSST”, the constant generator 21 generates a maximum positive value which, in accordance with the content of the positive conversion-saturation calculation width field, is an 8-bit uncoded value, a 16-bit uncoded value, or a 24-bit uncoded value. When the generation of an 8-bit uncoded value is indicated by the positive conversion-saturation calculation width field, the constant generator 21 generates the 32-bit coded value “0x0000—00FF”, which is the maximum value for an uncoded 8-bit value, and outputs it to the multiplexer 24. When the generation of a 16-bit uncoded value is indicated by the positive conversion-saturation calculation width field, the constant generator 21 generates the 32-bit coded value “0x0000_FFFF”, which is the maximum value for an uncoded 16-bit value, and outputs it to the multiplexer 24. Similarly, when the generation of a 24-bit uncoded value is indicated by the positive conversion-saturation calculation width field, the constant generator 21 generates the 32-bit coded value “0x00FF_FFFF”, which is the maximum value for an uncoded 24-bit value, and outputs it to the multiplexer 24.
The comparator 22 compares the magnitude of the value held by the sum-product result register 6 with the magnitude of maximum value outputted by the constant generator 21. This comparison is performed by subtracting the value held by the constant generator 21 from the maximum value outputted by the constant generator 21 and detecting whether a carry has occurred as a result of the subtraction. When an 8-bit value is indicated by the positive conversion-saturation calculation width field, the stored value of the sum-product result register 6 is subtracted from the 32-bit coded integer “0x0000—00FF”, which is the maximum value for an uncoded 8-bit value. When a 16-bit value is indicated by the positive conversion-saturation calculation width field, the stored value of the sum-product result register 6 is subtracted from the 32-bit coded integer “0x0000_FFFF”, which is the maximum value for an uncoded 16-bit value. Similarly, when a 24-bit value is indicated by the positive conversion-saturation calculation width field, the stored value of the sum-product result register 6 is subtracted from the 32-bit coded integer “0x00FF_FFFF”, which is the maximum value for an uncoded 24-bit value.
When a carry is detected as the result of the subtraction described above and the latched value is judged to exceed the maximum value, the comparator 22 outputs the logic value “1” to the multiplexer 24. Conversely, when the value held by the sum-product result register 6 is judged to be equal to or below the maximum value, the comparator 22 outputs the logic value “0” to the multiplexer 24.
The polarity judging unit 23 judges whether the code bit of the value stored by the sum-product result register 6 is “ON”. Here, depending on the content the positive conversion-saturation calculation width field of the positive conversion saturation calculation instruction “MCSST”, an 8-bit uncoded value, a 16-bit uncoded value, or a 24-bit uncoded value is indicated, so that the position of the code bit will change. As a result, the polarity judging unit 23 changes the bit which is to be judged in accordance with the indication in the positive conversion-saturation calculation width field of the positive conversion saturation calculation instruction “MCSST”.
When the indication in the positive conversion-saturation calculation width field of the positive conversion saturation calculation instruction “MCSST” is for a 24-bit uncoded value, the polarity judging unit 23 judges whether the 24th bit from the LSB side is “ON”, while when the indication in the positive conversion-saturation calculation width field of the positive conversion saturation calculation instruction “MCSST” is for a 16-bit uncoded value, the polarity judging unit 23 judges whether the 16th bit from the LSB side is “ON”. Similarly, when the indication in the positive conversion-saturation calculation width field of the positive conversion saturation calculation instruction “MCSST” is for an 8-bit uncoded value, the polarity judging unit 23 judges whether the 8th bit from the LSB side is “ON”. This judgement refers to a judgement of whether the sum-product value held by the sum-product result register 6 is expressed as a negative number when values are expressed in accordance with the indication given in the positive conversion-saturation calculation width field of the positive conversion saturation calculation instruction “MCSSTI”. When the value is a negative value, the polarity judging unit 23 outputs the logic value “1” to the multiplexer 24. Conversely, when the value is zero or a positive value, the polarity judging unit 23 outputs the logic value “0” to the multiplexer 24.
The zero generator 25 generates the integer “0x0000—0000” when the decoded instruction is a positive conversion saturation calculation instruction “MCSST”.
The multiplexer 24 selects and outputs one of the maximum value generated by the constant generator 21, the zero value “0x0000—0000” generated by the zero generator 25, and the sum-product value held by the sum-product result register 6, in accordance with the combination of the logic values outputted by the comparator 22 and the polarity judging unit 23.
If the logic value outputted by the comparator 22 is set as the logic value x and the logic value outputted by the polarity judging unit 23 is set as the logic value y, the correspondence between the combinations of these logic values and the output value of the multiplexer 24 can be expressed by the truth table shown in
As shown in
When the output value of the comparator 22 is “1” and the output value of the polarity judging unit 23 is “0”, the multiplexer 24 outputs the maximum value “0x0000—00FF” generated by the constant generator 21.
When the output value of the comparator 22 is “0” and the output value of the polarity judging unit 23 is “1”, the multiplexer 24 outputs the zero value “0x0000—0000” generated by the zero generator 25. When the output value of the comparator 22 is “1” and the output value of the polarity judging unit 23 is “1”, the multiplexer 24 outputs the zero value “0x0000 —0000” generated by the zero generator 25.
In
The multiplication of the 32-bit held value “0x0000—007F” of the data register D0 outputted by the code extension circuit 4 and the 32-bit value “0xFFFF_FF80” extended by the code extension circuit 5 is performed by the code extension circuit 5, and the lower 32-bits “0xFFFF_C080” of the 64-bit multiplication result “0xFFFF_FFFF_FFFF_C080” are outputted to the sum-product result register 6. When the positive conversion saturation calculation instruction “MCSST” has been decoded, the sum-product result register 6 outputs its held value to the positive conversion saturation calculation circuit 3, which judges that the 32-bit value “0xFFFF_C080” is a coded 16-bit negative number. As a result, the positive conversion saturation calculation circuit 3 outputs the 8-bit zero value “0x0000—0000” to the data bus 18 so that this zero value is held by the data register D1 in the register file 1.
The following is a description of the operation of the processor constructed as described above. A transfer instruction included in the matrix multiplication subroutine is first written into the instruction buffer of the decoder 13 by the instruction fetch circuit 12 and the instruction “MOV(A0), D0” is decoded by the decoder 13. This instruction 5:“MOV (A0),D0” is a transfer instruction that indicates a data read for the RAM 10 using indirect register referencing that indicates the read address using the address register A0. As a result, an element on the first row and first column (F11) of the compressed data matrix Fij that is composed of 8*8 matrix elements stored in the RAM 10 is transferred to the data register D0. The following instruction, instruction 6:“MOV(A1),D0” similarly writes an element on the first row and first column (G11) of the coefficient data matrix Gji that is composed of 8*8 matrix elements into the data register D1 in the register file 1 via the data bus 18.
The next instruction in the matrix multiplication subroutine is instruction 7 which is the sum-product function multiplication instruction “MACCB D0,D1”. This is fetched by the instruction fetch circuit 12 and written into the instruction buffer of the decoder 13, before being decoded by the decoder 13. When the decoder 13 decodes the sum-product function multiplication instruction “MACCB D0,D1”, the held values F11 and G11 of the data register D0 and the data register D1 are transferred to the first internal bus 15 and the second internal bus 16.
When the sum-product function multiplication instruction “MACCB D0,D1” is decoded, the first internal bus 15 and the second internal bus 16 transfer the held values F11 and G11 of the read address registers indicated by the first and second operands of the sum-product function a multiplication instruction “MACCB D0,D1”. These values are then outputted by the code extension circuit 4 and the code extension circuit 5 into the ALU circuit 2, where the multiplication of the held value of the data register D0 and the held value of the data register D1 is performed. The multiplication result “F11*G11” is then transferred to the sum-product result register 6 and is held by the sum-product result register 6.
Once the sum-product result register 6 has stored the multiplication result “F11*G11”, a branch is performed to the label “LP1_NEXT” due to the execution of instruction 8: “CMP NUMBER,D2” and “instruction 9:“BCS LP1_NEXT”, so that the instruction 13:“ADD 1,D2” is decoded. This instruction 13:“ADD 1,D2” increments the number of iterations. After instruction 13:“ADD 1,D2”, instruction 14:“ADD 1,A0” and instruction 15:“ADD ROW,A1” are executed, so that read addresses of the ROM 11 are advanced to the next column and row. As a result of the incrementing in these instructions, the read address of the compressed data is advanced to the 2nd row, 1st column element and the read address of the coefficient data Gji is advanced to the 1st column, 2nd row element.
After the read addresses have been incremented, the following instruction, instruction 16:“BRA LP1_START” is decoded. The branch address of instruction 16:“BRA LP1_START” is instruction 5:“MOV(A0),D0” which has label “LP1_START” attached, so that the branch in instruction 16 has instruction 5:“MOV(A0),D0” and instruction 6:“MOV (A1),D1” re-executed.
As a result of these transfer instructions, the 2nd row, 1st column element F21 in the compressed data in the RAM 10 is transferred into the data register D0, while the 1st row, 2nd column element G12 in the compressed data is transferred into the data register D1 in the register file 1 via the data bus 18.
In the matrix multiplication subroutine, these transfer instructions are followed by the sum-product function multiplication instruction “MACCB D0,D1”, so that this sum- product function multiplication instruction “MACCB D0,D1” is written into the internal buffer of the decoder 13 by the instruction fetch circuit 12 and is decoded by the decoder 13. As a result of the decoding, the held values of the data register D0 and the data register D1 are transferred to the first internal bus 15 and the second internal bus 16.
When the sum-product function multiplication instruction “MACCB D0,D1” is decoded, the first internal bus 15 and the second internal bus 16 transfer the held values F11 and G11 of the read address registers indicated by the first and second operands of the sum-product function multiplication instruction “MACCB D0,D1”. These values are the matrix elements G12 and F21, so that the multiplication of the held value G12 of the data register D0 and the held value F21 of the data register D1 is performed by the ALU circuit 2. At this point, the sum-product result register 6 holds the value “G11*F11” which is the total of the elemental operations thusfar performed in the sum-product calculation. When the sum-product function multiplication instruction “MACCB D0,D1” is decoded, the sum-product result register 6 outputs this held value onto the path P1.
Since the held value of the sum-product result register 6 is outputted onto the path P1, the multiplication result “G12*F21” of the data register D0 and the data register D1 is added to the held value of the sum-product result register 6 on the path P1. The result of the addition is then outputted onto the path P2.
Once the addition of the held value “G11*F11” and the multiplication result “G12*F21” has been performed by the ALU circuit 2, the addition result “G11*F11+G12*F21” is outputted onto the path P2, so that the sum-product result register 6 holds this addition result as the sum-product value “G11*F11+G12*F21”.
The processing described above is repeated for all of the elements on the first row of the coefficient data Gji and all of the elements in the first column of the compressed data Fij, so that the sum-product value is calculated for “G11*F11+G12*F21+G13*F31+G14*F41+G15*F51+G16*F61+G17*F71+G18*F81” and stored in the sum-product result register 6. Here, should there be a bit error during the transfer of the element 31 from the RAM 10, there is the risk that the sum-product value held by the sum-product result register 6 will be a value (such as “0x000—78FF”) that clearly exceeds the range of values that can be reproduced by the reproduction-related hardware.
After this, the next loop statement in the ROM 11, the positive conversion saturation calculation instruction “MCSST D1”, is written into the internal buffer of the decoder 13, this positive conversion saturation calculation instruction “MCSST D1” is decoded by the decoder 13.
When the positive conversion saturation calculation instruction “MCSST D1” is decoded by the decoder 13, the held value “0x000—78FF” of the sum-product result register 6 is outputted onto the path P1. After this value has been outputted to the P1, the comparator 22 is activated by the decoder 13. The comparator 22 compares the held value of the sum-product result register 6 with the 32-bit coded integer “0x0000—00FF” to see which is larger. Here, since the held value of the sum-product result register 6 “0x000—78FF” exceeds the 32-bit coded integer 0x0000—00FF”, the comparator 22 outputs the logic value “1” to the multiplexer 24.
The polarity judging unit 23 judges whether the 16th bit counting from the LSB side in the value held by the sum-product result register 6 is “ON”. This judgement equates to a judgement as to whether the held sum-product value of the sum-product result register 6 is a negative number. The held value “0x000—78FF” expressed in binary is “0000—0000 0000—0000 0111—1000 1111—1111”, so that the 16th bit counting from the LSB side can be seen to be “0”. As a result, the logic value “0” is outputted to the multiplexer 24.
In the present case, the maximum value “0x0000—00FF” and the zero value “0x0000—0000” are generated by the constant generator 21 and the zero generator 25, and the multiplexer 24 selectively outputs one of the maximum value, the zero value, and the held value of the sum-product result register 6 in accordance with the combination of the logic values outputted by the comparator 22 and the polarity judging unit 23. In the present example, the output of the comparator 22 is “1” and the output-of the polarity judging unit 23 is “0”, so that the multiplexer 24 outputs the maximum value “0x0000—00FF” to the data bus 18.
According to control by the decoder 13, the selected maximum value outputted to the data bus 18 is transferred to the data register D1 that is indicated by the operand of the positive conversion saturation calculation instruction “MCSST D1”, and is held by the data register D1. This held value is then written into the RAM 10 as the element H11 for the 1st row, 1st column of the multiplication result matrix Hij.
When the sum-product has been completed for all of the elements in the first column of the compressed data matrix Fij and the elements on the first row of the coefficient matrix Gji, the sum-product processing is performed for the elements in the second column of the compressed data matrix Fij and the elements on the first row of the coefficient matrix Gji. When the calculation of “G11*F12+G12*F22+G13*F32+G14*F42+G15*F52+G16*F62+G17*F72+G18″F82” has been completed, the sum-product value is held by the sum-product result register 6.
Here, if there is a bit error when transferring the element F32 from the RAM 10, the sum-product value held by the sum-product result register 6 ends up at a negative value “0x0000—86FF” that cannot be reproduced by the reproduction-related hardware.
After this, the next loop statement in the ROM 11, the positive conversion saturation calculation instruction “MCSST D1”, is written into the internal buffer of the decoder 13, this positive conversion saturation calculation instruction “MCSST D1” is decoded by the decoder 13.
When the positive conversion saturation calculation instruction “MCSST D1” is decoded by the decoder 13, the held value “0x000—86FF” of the sum-product result register 6 is outputted onto the path P1. After this value has been outputted to the P1, the comparator 22 is activated by the decoder 13. The comparator 22 compares the held value of the sum-product result register 6 with the 32-bit coded integer “0x0000—00FF” to see which is larger. Here, since the held value of the sum-product result register 6 “0x000—86FF” exceeds the 32-bit coded integer “0x0000—00FF”, the comparator 22 outputs the logic value “1” to the multiplexer 24.
The polarity judging unit 23 judges whether the 16th bit counting from the LSB side in the value held by the sum-product result register 6 is “ON”. This judgement to a judgement as to whether the held sum-product value of the sum-product result register 6 is a negative number. The held value “0x000—86FF” expressed in binary is “0000—0000 0000—0000 1000—0110 1111—1111”, so that the 16th bit counting from the LSB side can be seen to be “1”. As a result, the logic value “1” is outputted to the multiplexer 24.
In the present case, the maximum value “0x0000—00FF” and the zero value “0x0000—0000” are generated by the constant generator 21 and the zero generator 25, and the multiplexer 24 selectively outputs one of the maximum value, the zero value, and the held value of the sum-product result register 6 in accordance with the combination of the logic values outputted by the comparator 22 and the polarity judging unit 23. In the present example, the output of the comparator 22 is “1” and the output of the polarity judging unit 23 is “1”, so that the multiplexer 24 outputs the zero value “0x0000—0000” to the data bus 18.
According to control by the decoder 13, the selected zero value outputted to the data bus 18 is transferred to the data register D1 that is indicated by the operand of the positive conversion saturation calculation instruction “MCSST D1”, and is held by the data register D1. This held value is then written into the RAM 10 as the element H12 for the 1st row, 2nd column of the multiplication result matrix Hij.
By repeating the above processing and writing in the remaining elements in the matrix multiplication table, the matrix multiplication table is written into the RAM 10, and by using the result of this matrix multiplication as the result of an approximation calculation of an inverse DCT, the decompression processing of compressed data can be performed.
On the other hand, when the carry flag is set at “OFF”, the decoding stage of instruction 10:“MCSST D1” is performed at the same time as the execution stage of instruction 9:“BCS LP1_NEXT”. After this, the execution stage of instruction 10:“MCSST D1” is performed at the same time as the memory access stage of instruction 9:“BCS LP1_NEXT”. The positive conversion saturation calculation processing for the matrix multiplication result of one row of elements by one column of elements is performed when the instruction located before it is in the memory access stage, so that the processing can be seen to be performed without confusion in the pipeline.
In this way, even if the processor provided in the positive conversion saturation calculation circuit 3 needs to perform the matrix multiplication of one row of elements and one column of elements with a very high frequency, the positive conversion saturation calculation processing is expressed in the machine language program as a single instruction, so that there is no confusion in the pipeline. As a result, the processor can operate at high speed.
With the present embodiment described above, the positive conversion saturation calculation processing of sum-product values is performed by subjecting the sum-product value accumulated in the sum-product result register 6 to positive conversion saturation calculation processing, so that application programs for matrix approximation calculations required by decompression processing of video data and audio data can be easily coded using a remarkably small code size. Since there is a large reduction in code size, a large reduction-can be made in the amount of ROM that needs to be installed to store the program.
The positive conversion saturation calculation processing for the sum-product value is such that the positive correction processing and the saturation calculation processing are performed at the same time for the held value of the sum-product result register 6, so that the processing is performed at high speed. The positive conversion saturation calculation processing needs to be performed every time one row of elements is multiplied by one column of elements so that when 8 rows are multiplied by 8 rows, 64 executions of the positive conversion saturation calculation processing are necessary. However, since the positive correction processing and the saturation calculation processing are performed smoothly, each execution of the positive conversion saturation calculation processing is completed in a very short time. If the positive conversion saturation calculation processing is completed in a short time, the decompression processing for image data and audio data that require the matrix multiplication of a large amount of data can be performed at high speed.
Since the positive conversion saturation calculation processing performed by the positive conversion saturation calculation circuit 3 does not include branch instructions, the processor can perform high-speed pipeline processing without the risk of confusion in the pipeline. By executing such a high-performance pipeline, matrix multiplication can be performed at an improved speed.
Since positive conversion saturation calculation processing is performed without installing a specialized circuit for matrix multiplication, there is no loss in versatility for the processor. Accordingly, should a user wish to control the processor according to an original decompression processing program, this is still possible.
Applied Example for the First Embodiment
In this example, one of the data registers D0 to D2 is indicated as the read address for the positive conversion saturation calculation processing according to the positive conversion saturation calculation instruction “MCSST”, with the sum-product result register 6 being indicated as the storage address for the calculation. In this example, the instruction format of the positive conversion saturation calculation instruction “MCSST” is shown in
By writing one of “11”, “00”, “10”, and “01” into the storage address indication field, one of the sum-product result register 6, the data register D0, the data register D1, is and the data register D2 can be indicated as the storage address.
The instruction format of this positive conversion saturation calculation instruction “MCSST” has been amended so the internal construction of the operation execution apparatus 14 shown in
The path C6 is a path for transferring the held value of the data register D0, the data register D1, or the data register D2 on the second internal bus 16 to the positive conversion saturation calculation circuit 3.
In the same way, the path C7 is a path for transferring the held value of the data register D0, the data register D1, or the data register D2 on the first internal bus 15 to the positive conversion saturation calculation circuit 3.
The selector 30 outputs one of the held value of the data register D0, the data register D1, or the data register D2 transferred on the path C6 or C7, or the held value of the sum-product result register 6 to the comparator 22 in the positive conversion saturation calculation circuit 3 based on an indication of the storage address field in the positive conversion saturation calculation instruction “MCSST”.
The path C8 is a path for transferring the processing result of the positive conversion saturation calculation circuit 3 from the data bus 18, to which it has been transferred from the positive conversion saturation calculation circuit 3 via the path C4, to the sum-product result register 6.
By making the simple addition described above, the functioning of the positive conversion saturation calculation instruction “MCSST” can be extended in the present embodiment.
Second Embodiment
The second embodiment of the present invention executes positive conversion saturation calculation processing for a multiplication result when multiplication is performed by the ALU circuit 2. To perform positive conversion saturation calculation processing for a multiplication result, the second embodiment is constructed as shown in
A “MULBSST Dm,Dn” instruction is a multiplication instruction that indicates that the multiplication result should be further subjected to positive conversion saturation calculation processing. In other words, multiplication is performed using the lower 8 bits of the Dm register and the Dn register, and the positive conversion saturation calculation circuit 3 is then instructed to perform positive conversion saturation calculation processing on the coded 16-bit multiplication result.
By writing one of “01”, “10”, and “11” into the positive conversion saturation calculation processing field, it is possible to specify that the positive conversion saturation calculation processing with a rounding width of a 24-bit positive number, a 16-bit positive number, or an 8-bit positive number.
By writing one of “00”, “01”, “10”, and “11” into the multiplier read address indicating field and the multiplicand read address indicating field, any of the data register D0, the data register D1, the data register D2, and the sum-product result register 6 can be indicated as the read address register for the multiplier Fij and the multiplicand Gji.
When executing the positive conversion saturation calculation function multiplication instruction “MULBSST Dm,Dn”, the register file 1 outputs the held values of the registers with the register names indicated by the first and second operands. The ALU circuit 2 then multiplies the values of registers Dm and Dn and outputs the multiplication result. The same positive conversion saturation calculation processing as in the first embodiment is then performed on the multiplication result by the positive conversion saturation calculation circuit 3, and the result of the positive conversion saturation calculation processing is stored in the register indicated by the second operand of the positive conversion saturation calculation function multiplication instruction.
The following is an explanation of the operation of the above processor based on a matrix multiplication subroutine. First, a transfer instruction included in the matrix multiplication subroutine is written into the instruction buffer of the decoder 13 by the instruction fetch circuit 12, and the fetched transfer instruction is decoded by the decoder 13. As a result, the first row, first column element (F11) of the compressed data Fij which is composed of 8*8 matrix elements stored in the RAM 10 is transferred in the data register D0 and the first row, first column element (G11) of the coefficient data Gji which is also composed of 8*8 matrix elements is transferred into the data register D1.
In the matrix multiplication subroutine, the positive conversion saturation calculation function multiplication instruction “MULBSST D0,D1” follows the transfer instruction, so that this instruction is next fetched by the instruction fetch circuit 12 and written into the instruction buffer of the decoder 13, before being decoded by the decoder 13. When the decoder 13 decodes the positive conversion saturation calculation function multiplication instruction “MULBSST D0,D1”, the values F11 and G11 held by the data register D0 and the data register D1 are transferred to the first internal bus 15 and the second internal bus 16.
When the positive conversion saturation calculation function multiplication instruction “MULBSST D0,D1” is decoded, the held values F11, G11 of the read address instructions indicated by the first and second operands of the positive conversion saturation calculation function multiplication instruction “MULBSST D0,D1” are transferred onto the first internal bus 15 and the second internal bus 16, so that held value of the data register D0 and the held value of the data register D1 are multiplied by the ALU circuit 2, with the multiplication result being outputted onto the path P1. Here, however, a bit error occurs for F11, so that the multiplication result becomes “0x0000—78FF”, which is a value that cannot be expressed using one byte.
When the decoder 13 has decoded the positive conversion saturation calculation function multiplication instruction “MULBSST D0,D1”, the decoder 13 also activates the positive conversion saturation calculation circuit 3. As a result, the comparator 22 compares the magnitude of the held value of the sum-product result register 6 with the 32-bit coded integer “0x0000—00FF”. Here, since the held value of the sum-product result register 6 exceeds the maximum value “0x0000—00FF” for the held value of the sum-product result register 6, the comparator 22 outputs the logic value “1” to the multiplexer 24.
The polarity judging unit 23 judges whether the sixteenth bit of the value held by the sum-product result register 6 is “ON”. This refers to a judgement as to whether the value held by the sum-product result register 6 is a negative number. When expressed in binary, the held number “0x0000—78FF” is “0000—0000 0000—0000 0111—1000 1111—1111”, so that the sixteenth bit can be seen to be “1”. As a result, the polarity judging unit 23 outputs the logic value “0” to the multiplexer 24.
In the present case, the constant generator 21 generates the maximum value “0x0000—00FF” and the zero generator 25 generates the zero value “0x0000—0000”. The multiplexer 24 selects and outputs one of the maximum value, the zero value, and the held value of the sum-product result register 6 in accordance with the combination of the logic values outputted by the comparator 22 and the polarity judging unit 23. In the present example, the output of the comparator 22 is “1” and the output of the polarity judging unit 23 is “0”, so that the multiplexer 24 outputs the maximum value “0x0000—00FF” generated by the constant generator 21 to the data bus 18.
According to control by the decoder 13, the value outputted to the data bus 18 is transferred to the data register D0 indicated by the operand of the positive conversion saturation calculation instruction “MULBSST D0”, and is held by the data register D0.
By means of the second embodiment described above, a calculation instruction that performs saturation calculation processing and positive conversion processing on the coded calculation result is provided, so that three types of processing composed of calculation processing, positive conversion processing, and saturation calculation processing can be performed in one step, meaning that positive conversion saturation calculation processing is performed in the same step as the calculation processing. As a result, the effective number of execution steps required by positive conversion saturation calculation processing is reduced to zero.
It should be noted here that this second embodiment has been described as performing a rounding process for an uncoded 8-bit width, although the maximum number can be freely set at any positive integer.
Although the present invention has been fully described by way of examples with reference to accompanying drawings, it is to be noted that various changes and modifications will be apparent to those skilled in the art. Therefore, unless such changes and modifications depart from the scope of the present invention, they should be construed as being included therein.
Miyoshi, Akira, Higaki, Nobuo, Morikawa, Toru, Sumida, Keizo
| Patent | Priority | Assignee | Title |
| 10474463, | Dec 23 2011 | Intel Corporation | Apparatus and method for down conversion of data types |
| Patent | Priority | Assignee | Title |
| 4935890, | Jan 18 1988 | Kabushiki Kaisha Toshiba | Format converting circuit for numeric data |
| 4945507, | Jun 10 1988 | NEC Electronics Corporation | Overflow correction circuit |
| 5235533, | May 11 1992 | Intel Corporation | Store rounding in a floating point unit |
| 5251166, | Apr 08 1991 | NEC Corporation | Redundant binary type digital operation unit |
| 5402368, | Dec 10 1992 | Fujitsu Limited; Fujitsu VLSI Limited | Computing unit and digital signal processor using the same |
| 5448509, | Dec 08 1993 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Efficient hardware handling of positive and negative overflow resulting from arithmetic operations |
| 5504697, | Dec 27 1993 | NEC Corporation | Limiter circuit producing data by use of comparison in effective digit number of data |
| 5508951, | Nov 12 1993 | Matsushita Electric Industrial Co., Ltd. | Arithmetic apparatus with overflow correction means |
| 5537562, | Mar 31 1993 | HANGER SOLUTIONS, LLC | Data processing system and method thereof |
| 5684728, | Jun 10 1994 | Renesas Electronics Corporation | Data processing system having a saturation arithmetic operation function |
| 5696709, | Mar 31 1995 | International Business Machines Corporation | Program controlled rounding modes |
| 5801977, | Jan 17 1995 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | System and method for clipping integers |
| 5812439, | Oct 10 1995 | MicroUnity Systems Engineering, Inc. | Technique of incorporating floating point information into processor instructions |
| 5847978, | Sep 29 1995 | Godo Kaisha IP Bridge 1 | Processor and control method for performing proper saturation operation |
| 5889980, | Mar 31 1995 | International Business Machines Corporation | Mode independent support of format conversion instructions for hexadecimal and binary floating point processing |
| 5915109, | Aug 12 1996 | Renesas Electronics Corporation | Microprocessor for processing a saturation instruction of an optional-bit length value |
| 5917740, | Jun 23 1997 | Sun Microsystems, Inc. | Apparatus for reducing a computational result to the range boundaries of a signed 16-bit integer in case of overflow |
| 5974540, | Nov 29 1996 | Godo Kaisha IP Bridge 1 | Processor which can favorably execute a rounding process composed of positive conversion and saturated calculation processing |
| 6029184, | Jun 17 1997 | Oracle America, Inc | Method of performing unsigned operations with signed instructions in a microprocessor |
| 6058410, | Dec 02 1996 | Intel Corporation | Method and apparatus for selecting a rounding mode for a numeric operation |
| EP657804, | |||
| EP766169, | |||
| EP657804, | |||
| GB2300054, | |||
| JP1055274, | |||
| JP58056032, | |||
| JP5856032, | |||
| JP7182141, | |||
| JP7210368, | |||
| JP7334346, | |||
| JP8272591, | |||
| JP997178, | |||
| KR19950010571, | |||
| WO9617292, | |||
| WO9617292, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Dec 21 2004 | Panasonic Corporation | (assignment on the face of the patent) | / | |||
| Nov 19 2014 | Panasonic Corporation | Godo Kaisha IP Bridge 1 | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 035003 | /0660 |
| Date | Maintenance Fee Events |
| Oct 03 2012 | ASPN: Payor Number Assigned. |
| Date | Maintenance Schedule |
| Jan 24 2015 | 4 years fee payment window open |
| Jul 24 2015 | 6 months grace period start (w surcharge) |
| Jan 24 2016 | patent expiry (for year 4) |
| Jan 24 2018 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Jan 24 2019 | 8 years fee payment window open |
| Jul 24 2019 | 6 months grace period start (w surcharge) |
| Jan 24 2020 | patent expiry (for year 8) |
| Jan 24 2022 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Jan 24 2023 | 12 years fee payment window open |
| Jul 24 2023 | 6 months grace period start (w surcharge) |
| Jan 24 2024 | patent expiry (for year 12) |
| Jan 24 2026 | 2 years to revive unintentionally abandoned end. (for year 12) |