An insertion apparatus receives a byte value from a signaling channel, locates a particular unused byte location within an overhead portion of a synchronous optical network (sonet) frame, and inserts the byte value from the signaling channel into the particular unused byte location. An extraction apparatus receives a synchronous optical network (sonet) frame, locates a particular byte location within an overhead portion of the sonet frame that is unused for sonet purposes, and captures a byte value from the particular byte location, wherein the byte value comprises a signaling channel.
|
1. A method comprising:
receiving a byte value from a signaling channel;
locating a particular unused byte location within an overhead portion of a synchronous optical network (sonet) frame, wherein locating the particular unused byte location comprises:
switching to an interface buffer storing the byte value when the particular unused byte location is available to be written, said interface buffer being one of a plurality of interface buffers corresponding to a plurality of signaling channels, said plurality of interface buffers being switched to match the plurality of signaling channels to corresponding byte locations at a data rate of a sonet service comprising the sonet frame; and
inserting the byte value from the signaling channel into the particular unused byte location.
18. An apparatus comprising:
an optical-to-electrical converter;
extraction logic coupled to the optical-to-electrical converter and coupled to receive a synchronous optical network (sonet) frame, locate a particular byte location within an overhead portion of the sonet frame that is unused for sonet purposes, and capture a byte value from the particular byte location, said byte value comprising a signaling channel, wherein locating the particular byte location comprises switching to an interface buffer storing the byte value when the particular byte location is available to be written captured, said interface buffer being one of a plurality of interface buffers corresponding to a plurality of signaling channels to corresponding byte locations at a data rate of a sonet service comprising the sonet frame.
12. A method comprising:
receiving a synchronous optical network (sonet) frame;
locating a particular byte location within an overhead portion of the sonet frame that is unused for sonet purposes, said particular byte location having a byte value, wherein locating the particular byte location comprises switching to an interface buffer designated for storing the byte value when the byte value in the particular byte location is available to be written captured, said interface buffer being one of a plurality of interface buffers corresponding to a plurality of signaling channels, said plurality of interface buffers being switched to match the plurality of signaling channels to corresponding byte locations at a data rate of a sonet service comprising the sonet frame; and
capturing a the byte value from the particular byte location, said byte value comprising a signaling channel.
15. An apparatus comprising:
an electrical-to-optical converter;
insertion logic coupled to the electrical-to-optical converter and coupled to receive a byte value from a signaling channel, locate a particular unused byte location within an overhead portion of a synchronous optical network (sonet) frame, and insert the byte value from the signaling channel into the particular unused byte location, wherein locating the particular unused byte location comprises switching to an interface buffer storing the byte value when the particular unused byte location is available to be written, said interface buffer being one of a plurality of interface buffers corresponding to a plurality of signaling channels, said plurality of interface buffers being switched to match the plurality of signaling channels to corresponding byte locations at a data rate of a sonet service comprising the sonet frame.
13. A non-transitory machine accessible medium having stored thereon machine executable instructions that when executed implement a method comprising:
receiving a byte value from a signaling channel;
locating a particular unused byte location within an overhead portion of a synchronous optical network (sonet) frame, wherein locating the particular unused byte location comprises switching to an interface buffer storing the byte value when the particular unused byte location is available to be written, said interface buffer being one of a plurality of interface buffers corresponding to a plurality of signaling channels, said plurality of interface buffers being switched to match the plurality of signaling channels to corresponding byte locations at a data rate of a sonet service comprising the sonet frame; and
inserting the byte value from the signaling channel into the particular unused byte location.
14. An article of manufacture comprising a non-transitory machine accessible medium having stored thereon machine executable instructions that if executed result in:
receiving a synchronous optical network (sonet) frame;
locating a particular byte location within an overhead portion of the sonet frame that is unused for sonet purposes, said particular byte location having a byte value, wherein locating the particular byte location comprises switching to an interface buffer designated for storing the byte value when the byte value in the particular byte location is available to be written captured, said interface buffer being one of a plurality of interface buffers corresponding to a plurality of signaling channels, said plurality of interface buffers being switched to match the plurality of signaling channels to corresponding byte locations at a data rate of a sonet service comprising the sonet frame; and
capturing a byte value from the particular byte location, said byte value comprising a signaling channel.
2. The method of
3. The method of
receiving a plurality of additional byte values from the signaling channel;
locating a plurality of additional unused byte locations within the overhead portion of the sonet frame; and
inserting the plurality of additional byte values into respective ones of the plurality of additional unused byte locations.
4. The method of
receiving a plurality of additional byte values from a plurality of additional signaling channels;
locating a plurality of additional unused byte locations within the overhead portion of the sonet frame; and
inserting the plurality of additional byte values from the plurality of additional signaling channels into respective ones of the plurality of additional unused byte locations.
5. The method of
receiving a plurality of additional byte values from the signaling channel;
locating the particular unused byte location within the overhead portion of a plurality of additional sonet frames; and
inserting the plurality of additional byte values from the signaling channel into the particular unused byte location in respective ones of the plurality of additional sonet frames.
6. The method of
8. The method of
storing the byte value in one of a plurality of regions of a unified memory, each of the plurality of regions corresponding to one of a plurality of signaling channels including the signaling channel of the byte value; and
loading the byte value from the respective region of the unified memory into an interface buffer corresponding to the respective region as part of a burst operation in which a plurality of additional byte values from the respective region are also loaded in the interface buffer, said interface buffer being one of a plurality of interface buffers corresponding to the plurality of regions, each of the plurality of interface buffers being loaded by the burst operation in a cyclical manner from respective regions of the unified memory.
9. The method of
identifying a particular row, column, and plane in the sonet frame.
10. The method of
11. The method of
16. The apparatus of
a unified memory to store the byte value in one of a plurality of regions within the unified memory, each of the plurality of regions corresponding to one of a plurality of signaling channels including the signaling channel of the byte value; and
an interface buffer to couple the unified memory to the insertion logic, said interface buffer to be loaded with the byte value from the respective region of the unified memory.
17. The apparatus of
0. 19. The method of claim 12, wherein locating the particular unused byte location further comprises:
identifying a particular row, column, and plane in the sonet frame.
0. 20. The method of claim 12, wherein the unused byte location comprises a byte location in one of a section overhead portion of the sonet frame, a line overhead portion of the sonet frame, and a path overhead portion of a synchronous payload envelope (SPE) within the sonet frame.
0. 21. The machine accessible medium of claim 13, wherein locating the particular unused byte location further comprises:
identifying a particular row, column, and plane in the sonet frame.
0. 22. The machine accessible medium of claim 13, wherein the unused byte location comprises a byte location in one of a section overhead portion of the sonet frame, a line overhead portion of the sonet frame, and a path overhead portion of a synchronous payload envelope (SPE) within the sonet frame.
0. 23. The article of manufacture of claim 14, wherein locating the particular unused byte location further comprises:
identifying a particular row, column, and plane in the sonet frame.
0. 24. The article of manufacture of claim 14, wherein the unused byte location comprises a byte location in one of a section overhead portion of the sonet frame, a line overhead portion of the sonet frame, and a path overhead portion of a synchronous payload envelope (SPE) within the sonet frame.
0. 25. The apparatus of claim 18, wherein the extraction logic is configured to locate the particular unused byte location by identifying a particular row, column, and plane in the sonet frame.
0. 26. The apparatus of claim 18, wherein the unused byte location comprises a byte location in one of a section overhead portion of the sonet frame, a line overhead portion of the sonet frame, and a path overhead portion of a synchronous payload envelope (SPE) within the sonet frame.
|
The present invention pertains to the field of telecommunications. More particularly, this invention relates to utilizing available Synchronous Optical Network (SONET) overhead bytes for additional data channels.
Fiber optics have provided a substantial increase in the volume of data that networks can carry. Synchronous Optical Network (SONET) is a standard that defines telecommunication transmissions over fiber optics. SONET defines a number of different data rates for different levels of service. A SONET network can carry from about 52 Mega bits per second to about 10 Gigabits per second over a single optical fiber. In comparison, a typical analog modem operating at maximum efficiency can achieve a mere 56 Kilobits per second. At the 10 Gigabit SONET rate, a single optical fiber can carry enough data to handle well over 100,000 simultaneous voice calls. SONET networks are likely to carry even larger volumes of data in the future.
SONET is generally used as a “trunk” or “backbone” network due to the large volume of data that SONET can handle. That is, most network customers these days do not need 10 Gigabits of bandwidth per second and do not want to pay for unneeded bandwidth. In which case, customers are generally provided with lower data rate services like analog phone lines, Digital Subscriber Lines (DSLs), digital cable lines, Integrated Service Digital Network (ISDN) lines, T1 lines, etc. These lower rate services typically connect customers in a given region to a local “central office.” Central offices, in turn, are connected by trunk, or backbone, lines, like SONET lines.
Many smaller data streams from the lower rate services are combined in a SONET line to travel among central offices. A data stream that goes into a SONET line at one central office will be packaged into SONET frames for transmission. At the destination office, the data stream will be recovered, or rebuilt, from the data in the SONET frames.
In addition to the user data, a SONET line is likely to carry a considerable amount of control data. That is, a central office that is packaging a data stream needs to tell the receiving central office various things about the data stream, such as what format the data stream uses and what level of service the data stream uses from potentially many available formats and levels of service.
One approach to communicating control data among central offices is to define an additional control channel to carry the control data. An additional control channel, however, generally uses a certain amount of bandwidth that could otherwise be used to transmit user data. Since users generally pay for transmitting user data and not for transmitting control data, using bandwidth for a control channel tends to reduce revenue.
Examples of the present invention are illustrated in the accompanying drawings. The accompanying drawings, however, do not limit the scope of the present invention. Similar references in the drawings indicate similar elements.
In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, those skilled in the art will understand that the present invention may be practiced without these specific details, that the present invention is not limited to the depicted embodiments, and that the present invention may be practiced in a variety of alternate embodiments. In other instances, well known methods, procedures, components, and circuits have not been described in detail.
Parts of the description will be presented using terminology commonly employed by those skilled in the art to convey the substance of their work to others skilled in the art. Also, parts of the description will be presented in terms of operations performed through the execution of programming instructions. As well understood by those skilled in the art, these operations often take the form of electrical, magnetic, or optical signals capable of being stored, transferred, combined, and otherwise manipulated through, for instance, electrical components.
Various operations will be described as multiple discrete steps performed in turn in a manner that is helpful in understanding the present invention. However, the order of description should not be construed as to imply that these operations are necessarily performed in the order they are presented, or even order dependent. Lastly, repeated usage of the phrase “in one embodiment” does not necessarily refer to the same embodiment, although it may.
The present invention utilizes available overhead bytes in Synchronous Optical Network (SONET) frames to provide additional signaling channels. For instance, the present invention can use overhead bytes to create a control channel to carry control data from one central office to another, freeing up additional bandwidth to carry revenue-generating, user data. In various other embodiments, the present invention can provide additional signaling channels using available overhead bytes for virtually any purpose, such as voice or circuit emulation services, resource provisioning, authentication, billing quality of service parameters, and the like.
Frames are written in the illustrated format so that overhead bytes and payload bytes are easily identified. Bytes in the first three columns, columns 110, are overhead bytes, and bytes in the remaining columns, columns 120, are payload bytes. When the data is transmitted serially, the first three bytes are overhead, the next 87 bytes are payload, the next three bytes are overhead, the next 87 bytes are payload, and so on.
The first three rows of overhead columns 110 are section overhead (SOH) bytes 140. SOH 140 is used to manage the frame at the lowest level. A frame may go through several hops between a source and a destination. For instance, over a 100 Kilometer trip, a frame may be regenerated every 10 Kilometers or so to ensure sufficient signal strength to make the entire trip. Each hop is called a section. SOH 140 controls regeneration of the frame at each hop.
The next six rows of overhead columns 110 are line overhead (LOH) bytes 150. LOH 150 is used to manage control of the frame at a higher level, as between the SONET device that sent the frame and the SONET device that receives the frame. LOH 150 manages transport of the entire frame payload.
The frame payload includes a Synchronous Payload Envelope (SPE). In the illustrated embodiment, the SPE occupies the entire payload of the frame, rows 1 through 9, columns 4 through 90. In other words, the SPE occupies 783 of the total 810 bytes. The illustrated SPE is “aligned” with the frame in that the SPE boundary 130 is at row 1, column 4. In alternate embodiments, an SPE may not be aligned due, for instance, to timing variations in the network. That is, an SPE may span two SONET frames so that the boundary between two SPEs is located at some arbitrary position in the payload section of the frame. The LOH 150 includes a pointer (not shown) to the location of the boundary between the SPEs. In the illustrated embodiment, since the SPE is aligned with the frame, the pointer in the LOH points to the SPE boundary 130 in row 1, column 4.
The 9 bytes of the SPE in column 4 are path overhead (POH) bytes. POH manages the frame at yet a higher level where, for instance, separate bit streams from many end users are combined into the SPE at the source and broken out from the SPE at the destination. In alternate embodiments in which the SPE is not aligned with the frame, the 9 POH bytes will be in the same column as the SPE boundary. As with the SPE itself, the 9 POH bytes may span two frames. In which case, each frame will include 9 POH bytes, but the POH bytes may be divided between two SPEs.
The composite frame of
Since a frame is a single unit, transmitting a frame can be managed for the most part by using one set of overhead bytes. That is, the SOH, LOH, and POH bytes from the first plane of a multi-plane frame are used during transmission, but many of the equivalent bytes in other planes of the frame are essentially ignored. For a 192 plane frame such as the one illustrated in
The trunk line 320 can carry a great deal more data than any of the access devices 330. Data traffic from one or more of the access devices that is destined for a different region serviced by a different central office (not shown) is combined, or multiplexed, into the payloads of SONET frames and transmitted over the SONET trunk line 320 by central office 310. Conversely, data traffic from a different region serviced by a different central office (not shown) that is destined for a user coupled to one of the regional access devices 330 is separated out, or demultiplexed, by the central office 310 from the payloads of SONET frames received over the trunk line 320. Path overhead (POH) is used to manage the multiplexing and demultiplexing of payloads. Except for the teachings of the present invention, central office 310 is intended to represent a wide variety of path terminating equipment known in the art.
In the illustrated embodiment, the insertion apparatus overlays a standard SONET framing process. That is, payload multiplexer 410 receives data streams from access devices 330 and multiplexes them into frames in an electrical format. If not for the present invention, the electrically formatted frames would be provided unchanged to electrical to optical converter 490. Electrical to optical converter 490 converts the electrical bits comprising the frame into equivalent optical pulses.
The present invention, however, modifies the electrically formatted frames by inserting one or more additional channels of data, or signaling channels, before the frames are converted to optical format. In general, the locations of available bytes in each frame are known, so bytes comprising an additional signaling channel can be inserted into the data stream at the known locations. In practice however, the speed at which SONET operates can create some challenges.
For instance, section and line overhead (SOH and LOH) bytes are disbursed in sets of three bytes separated by sets of 87 bytes. A frame having I92 planes includes almost 175,000 bytes. Each frame is transmitted once every 125 micro seconds, so a set of three bytes streams by in about 2 nanoseconds. To insert one or two bytes from one data stream into another data stream in just a couple of nanoseconds, the insertion apparatus must multiplex, or switch, between the two data streams and at precisely the right instant in time.
A processor, however, is generally not the best choice for time critical operations. That is, processors tend to stall from time to time when executing software. A processor that is sufficiently reliable and fast enough to multiplex data channels into available overhead bytes as the bytes stream by could be prohibitively expensive.
On the other hand, a purely hardware solution is likely to be much less expensive, but also much less flexible. Programming a processor to insert a data channel into frames provides a great deal of flexibility. Depending of the type of data that is being transmitted, the number of data channels needed, etc., a processor can be programmed to generate a variety of different data channels having a variety of different data rates.
The illustrated embodiment uses a combined hardware/software approach that is both programmable and comparatively inexpensive. Rather than using a processor to perform the high speed, real-time multiplexing of the data streams, the illustrated embodiment uses a hardware multiplexer (not shown) in insertion logic 420. The insertion logic reads data from the rate buffering interface FIFOs (First-In-First-Outs) 470 and multiplexes the data into appropriate available overhead byte locations.
In a configuration mode, channel processor 430 is used to program the unified memory 460, insertion logic 420, and the FIFOs 470 to insert various data channels. In operation, the channel processor 430 also loads data from the unified memory 460 into the FIFOs 470. The processor cycles through the data channels, loading FIFOs corresponding to particular data channels in bursts. Writing a burst of data for a particular channel to a FIFO all at once greatly reduces the frequency at which the processor has to switch channels. This slower switching speed allows for a comparatively slower, and therefore comparatively inexpensive, processor.
The buffers also provide a margin of error for the processor. That is, the buffers are designed to hold enough bytes of data to last until the next time the processor is expected to service a particular buffer. The duration during which the data is expected to last in a buffer may be long enough to accommodate typical processor delays. Even accounting for some processor delays, a buffer may underflow, or run out of data if the processor is delayed for an exceptionally long time. Various embodiments of buffers treat underflow conditions in different ways. For instance, a buffer may repeat a last value, may wrap around to the oldest value, may send all zeros, all ones, or some predefined bit pattern.
Although the present invention is described in terms of a combined hardware/software solution, alternate embodiments of the present invention may use entirely hardware or entirely software approaches, for instance, as technology improves to provide faster, more reliable, less expensive processors, or larger, more versatile, more compact application specific integrated circuits (ASICs), programmable gate arrays (PGAs), etc.
In the illustrated embodiment, the channel processor 430 reads configuration registers 450 to program the insertion apparatus. Configuration registers define the number of channels and the row, column, and plane locations for each byte of each channel in each frame. The channel processor 430 defines regions of unified memory 460 to store data from the access devices 330 for each defined channel. The channel processor 430 also assigns FIFOs 470 for each byte location of each channel in each frame. The channel processor 430 also configures the insertion logic with the byte location(s) in each frame corresponding to each data channel.
In operation, the insertion logic identifies byte locations in a given frame corresponding to particular channels, reads bytes from the FIFOs corresponding to the channels, and inserts the bytes in the identified byte locations. Simultaneously, the channel processor 430 cycles through the FIFOs 470 and loads them in burst operations with data from respective regions of the unified memory.
The locations at which data is located can be determined with respect to the start of a frame, as for data inserted in the section or line overhead (SOH or LOH) columns of a frame, or with respect to the boundary location of a synchronous payload envelope (SPE) within a frame, as for data inserted in the path overhead (POH) byte locations of a frame. In the case of POH insertion, an SPE boundary location can be identified by a pointer located in the LOH overhead. As shown in
Instead of underflow conditions, processor delays in the extraction apparatus will result in overflow conditions. Various embodiments of FIFOs can handle overflows in different ways. For instance, a FIFO may drop new data or wrap around and overwrite the oldest data.
In
In block 920, the channel processor stores channel data to respective regions of the unified memory as data is received from various access devices. In alternate embodiments, the unified memory may be loaded, for instance, through the use of direct memory access (DMA) controllers.
In block 930, the processor selects a channel for servicing. The selected channel is serviced by reading data from a corresponding region in the unified memory and loading the data into a corresponding FIFO in a burst operation. The selection can be made based on a service cycle schedule. Depending on the data rates of the respective data channels, and depending on the size of each FIFO, a service cycle may service in a variety of ways. For instance, where all the channels have the same data rate and all the FIFOs are the same size, all channels will generally be serviced equally often. For channels having different data rates and/or FIFO sizes, some channels may be serviced more often than others. For example, one channel's data rate may require that a byte be inserted in every third frame, and another channel may require that a byte be inserted in every frame. If both channels have equally sized FIFOs, the second channel should be serviced three times for every one time the first channel is serviced.
In block 940, if the insertion apparatus is to continue inserting channel data, the process returns to store more data, select a channel for servicing, and load the respective FIFO. If no more data is to be inserted, the process stops.
In block 1020, the insertion logic identifies the next row, column, and plane having an available byte location to which the insertion logic has been programmed to write. Identifying the byte location may involve counting byte locations from the beginning of a frame, or counting rows, columns, and planes from the beginning of a frame, for data to be inserted in the section or line overhead (SOH or LOH). For data to be inserted in the path overhead (POH), the insertion logic inserts the data with respect to the position of the SPE boundary. The insertion logic may be programmed with the location of the SPE boundary or may identify the SPE boundary from a pointer in the LOH.
In block 1030, the insertion logic inserts the byte of data in the identified byte location. In block 1040, if there are multiple FIFOs in a channel, the insert logic returns to the next FIFO in block 1020. If there are no more bytes to be inserted for the current channel in block 1040, the process checks to see if it is to continue with the next channel. If so, the process returns to block 1010. If the process is not to continue, the process ends.
In alternate embodiments, rather than inserting the present invention between conventional SONET components, the present invention is incorporated into conventional SONET components. For instance, rather than inserting bytes of data after the SONET frames have been formed, as illustrated in
Certain embodiments may include additional components, may not require all of the above components, or may combine one or more components. For instance, temporary memory 1120 may be on-chip with processor 1110. Alternately, permanent memory 1140 may be eliminated and temporary memory 1120 may be replaced with an electrically erasable programmable read only memory (EEPROM), wherein software routines are executed in place from the EEPROM. Some implementations may employ a single bus, to which all of the components are coupled, or one or more additional buses and bus bridges to which various additional components can be coupled. Those skilled in the art will be familiar with a variety of alternate internal networks including, for instance, an internal network based on a high speed system bus with a memory controller hub and an I/O controller hub. Additional components may include additional processors, a CD ROM drive, additional memories, and other peripheral components known in the art.
In one embodiment, the present invention, as described above, is implemented using one or more hardware systems such as the hardware system of
Alternately, as shown in
From whatever source, the instructions may be copied from the storage device into temporary memory 1120 and then accessed and executed by processor 1110. In one implementation, these software routines are written in the C programming language. It is to be appreciated, however, that these routines may be implemented in any of a wide variety of programming languages.
In alternate embodiments, the present invention is implemented in discrete hardware or firmware. For example, one or more application specific integrated circuits (ASICs) could be programmed with one or more of the above described functions of the present invention. In another example, one or more functions of the present invention could be implemented in one or more ASICs on additional circuit boards and the circuit boards could be inserted into the computer(s) described above. In another example, field programmable gate arrays (FPGAs) or static programmable gate arrays (SPGA) could be used to implement one or more functions of the present invention. In yet another example, a combination of hardware and software could be used to implement one or more functions of the present invention.
Thus, a method and apparatus for utilizing available SONET overhead bytes for additional signaling channels is described. Whereas many alterations and modifications of the present invention will be comprehended by a person skilled in the art after having read the foregoing description, it is to be understood that the particular embodiments shown and described by way of illustration are in no way intended to be considered limiting. Therefore, references to details of particular embodiments are not intended to limit the scope of the claims.
Keller, Richard B., Denton, Claude I.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5040170, | Dec 09 1988 | TranSwitch Corporation; TRANSWITCH CORP , 8 PROGRESS DRIVE, SHELTON, CT 06484, A CORP OF DE | System for cross-connecting high speed digital signals |
5526349, | Apr 15 1994 | ALCATEL USA, INC | Data formats for telecommunications networks |
5532862, | Mar 16 1994 | Fujitsu Limited | Line switching system |
5901137, | May 10 1995 | NEC Corporation | Control signal transferring system |
6269081, | Apr 29 1994 | Newbridge Networks Corporation | Communications system for receiving and transmitting data cells |
6349092, | Nov 16 1998 | CISCO TECHNOLOGY, INC , A CALIFORNIA CORP | BLSR node extension |
6389036, | Dec 17 1998 | NORTH SOUTH HOLDINGS INC | Airlink transport container |
6580731, | May 18 2001 | Xylon LLC | Multi-stage SONET overhead processing |
6600741, | Mar 25 1999 | Lucent Technologies Inc.; Lucent Technologies Inc | Large combined broadband and narrowband switch |
6608844, | Sep 07 1999 | WSOU Investments, LLC | OC-3 delivery unit; timing architecture |
6639896, | Apr 01 1999 | COX COMMUNICATIONS, INC | Asynchronous serial interface (ASI) ring network for digital information distribution |
6831932, | Jul 14 2000 | Level 3 Communications, LLC | Transfer of SONET traffic over a packet-switched network |
6870860, | Apr 19 2000 | Ciena Corporation | Semi-transparent time division multiplexer/demultiplexer |
6961348, | Jul 14 1999 | Wuhan Research Institute of Post and Telecommunications, M.I.I. | Data transmission apparatus and method for transmitting data between physical layer side device and network layer device |
6963561, | Dec 15 2000 | NOKIA SIEMENS NETWORKS ETHERNET SOLUTIONS LTD | Facility for transporting TDM streams over an asynchronous ethernet network using internet protocol |
6973084, | Feb 23 2000 | TAMIRAS PER PTE LTD , LLC | Hybrid data transport scheme over optical networks |
7046665, | Oct 26 1999 | RPX Corporation | Provisional IP-aware virtual paths over networks |
7079543, | Sep 03 1999 | Cisco Technology, Inc | Method and system for transmitting traffic having disparate rate components |
7110396, | Aug 20 2001 | Ciena Corporation | System for transporting sub-rate data over a communication network |
7564849, | Apr 17 2001 | Xylon LLC | Utilizing available SONET overhead bytes for additional signaling channels |
20020191640, | |||
20030198232, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Apr 04 2001 | KELLER, RICHARD B | NETWORK ELEMENTS, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025621 | /0077 | |
Apr 04 2001 | DENTON, I CLAUDE | NETWORK ELEMENTS, INC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025621 | /0077 | |
Dec 17 2004 | NETWORK ELEMENTS, INC | TriQuint Semiconductor, Inc | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025621 | /0140 | |
Sep 08 2005 | TriQuint Semiconductor, Inc | Null Networks LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 025621 | /0194 | |
Sep 05 2008 | Null Networks LLC | (assignment on the face of the patent) | / | |||
Aug 13 2015 | Null Networks LLC | Xylon LLC | MERGER SEE DOCUMENT FOR DETAILS | 037057 | /0156 |
Date | Maintenance Fee Events |
Feb 25 2014 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Feb 14 2018 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
May 29 2015 | 4 years fee payment window open |
Nov 29 2015 | 6 months grace period start (w surcharge) |
May 29 2016 | patent expiry (for year 4) |
May 29 2018 | 2 years to revive unintentionally abandoned end. (for year 4) |
May 29 2019 | 8 years fee payment window open |
Nov 29 2019 | 6 months grace period start (w surcharge) |
May 29 2020 | patent expiry (for year 8) |
May 29 2022 | 2 years to revive unintentionally abandoned end. (for year 8) |
May 29 2023 | 12 years fee payment window open |
Nov 29 2023 | 6 months grace period start (w surcharge) |
May 29 2024 | patent expiry (for year 12) |
May 29 2026 | 2 years to revive unintentionally abandoned end. (for year 12) |