A method and apparatus (300) for processing data in a communication system (400), using a configuration header (310) containing configuration data for use in processing data through a plurality of processes including a first process and a second process and passing the configuration header (310) with inter-process data (320) form the first process to the second process, whereby the second process extracts configuration data from the configuration header passed from the first process.
|
1. A method for processing data in a universal mobile telecommunications system Terrestrial Radio Access (UTRA) communication system operating in Time Division Duplex (TDD) mode, the method comprising:
generating a first signal including a configuration header containing configuration data for processing in a plurality of processes including a first process and a second process;
processing with a processor the configuration header of the first signal by the first process in order to generate inter-process data;
generating a second signal including the inter-process data and the configuration header; and
passing the second signal including the configuration header and inter-process data from the first process to the second process.
0. 28. An integrated circuit comprising:
a signal generator configured to generate a first signal including a configuration header containing configuration data for processing in a plurality of processors including a first processor and a second processor;
the first processor configured to process the configuration header of the first signal in order to generate inter-process data;
a signal generator configured to generate a second signal including the inter-process data and the configuration header; and
a mechanism that passes the second signal including configuration header and inter-process data from the first processor to the second processor, wherein the signal generator extracts configuration data from the configuration header passed from the first processor.
0. 17. A method for processing data in a universal mobile telecommunications system Terrestrial Radio Access (UTRA) communication system, the method comprising:
generating with a processor a first signal including a configuration header containing configuration data for processing in a plurality of processes including a first process and a second process;
processing the configuration header of the first signal by the first process in order to generate inter-process data;
generating a second signal including the inter-process data and the configuration header; and
passing the second signal including the configuration header and inter-process data from the first process to the second process, wherein the second process extracts configuration data from the configuration header passed from the first process.
0. 21. A non-transitory computer-readable medium comprising computer readable instructions that when executed by a computer processor performs a method comprising:
generating with a processor a first signal including a configuration header containing configuration data for processing in a plurality of processes including a first process and a second process;
processing the configuration header of the first signal by the first process in order to generate inter-process data;
generating a second signal including the inter-process data and the configuration header; and
passing the second signal including the configuration header and inter-process data from the first process to the second process, wherein the second process extracts configuration data from the configuration header passed from the first process.
0. 27. A base station for use in a communication system, the base station comprising:
a signal generator configured to generate a first signal including a configuration header containing configuration data for processing in a plurality of processors including a first processor and a second processor;
the first processor configured to process the configuration header of the first signal in order to generate inter-process data;
a signal generator configured to generate a second signal including the inter-process data and the configuration header; and
a mechanism that passes the second signal including configuration header and inter-process data from the first processor to the second processor, wherein the signal generator extracts configuration data from the configuration header passed from the first processor.
0. 26. User equipment for use in a communication system, the user equipment comprising:
a signal generator configured to generate a first signal including a configuration header containing configuration data for processing in a plurality of processors including a first processor and a second processor;
the first processor configured to process the configuration header of the first signal in order to generate inter-process data;
a signal generator configured to generate a second signal including the inter-process data and the configuration header; and
a mechanism that passes the second signal including configuration header and inter-process data from the first processor to the second processor, wherein the signal generator extracts configuration data from the configuration header passed from the first processor.
6. A communication unit for processing data universal mobile telecommunications system Terrestrial Radio Access (UTRA) communication system operating in Time Division Duplex (TDD) mode, the communication unit comprising:
means for generating a first signal including a configuration header containing configuration data for processing in a plurality of processing means including a first processing means and a second processing means;
means for processing the configuration header of the first signal by the first processing means in order to generate inter-process data;
means for generating a second signal including the inter-process data and the configuration header; and
means for passing the second signal including configuration header and inter-process data from the first processing means to the second processing means.
13. A communication system including means for processing data universal mobile telecommunications system Terrestrial Radio Access (UTRA) communication system operating in Time Division Duplex (TDD) mode, the system comprising:
means for generating a first signal including a configuration header containing configuration data for processing in a plurality of processing means including a first processing means and a second processing means;
means for processing the configuration header of the first signal by the first processing means in order to generate inter-process data;
means for generating a second signal including the inter-process data and the configuration header; and
means for passing the second signal including configuration header and inter-process data from the first processing means to the second processing means.
0. 29. A communication system for processing data universal mobile telecommunications system Terrestrial Radio Access (UTRA) communications, the system comprising:
a signal generator configured to generate a first signal including a configuration header containing configuration data for processing in a plurality of processors including a first processor and a second processor;
the first processor configured to process the configuration header of the first signal in order to generate inter-process data;
a signal generator configured to generate a second signal including the inter-process data and the configuration header; and
a mechanism that passes the second signal including configuration header and inter-process data from the first processor to the second processor, wherein the signal generator extracts configuration data from the configuration header passed from the first processor.
0. 22. A communication unit for processing data universal mobile telecommunications system Terrestrial Radio Access (UTRA) communication system, the communication unit comprising:
a signal generator configured to generate a first signal including a configuration header containing configuration data for processing in a plurality of processors including a first processor and a second processor;
the first processor configured to process the configuration header of the first signal in order to generate inter-process data;
a signal generator configured to generate a second signal including the inter-process data and the configuration header; and
a mechanism that passes the second signal including configuration header and inter-process data from the first processor to the second processor, wherein the signal generator extracts configuration data from the configuration header passed from the first processor.
2. The method of
3. The method of
4. The method of
5. A non-transitory computer-readable medium comprising computer instructions for performing the method of
7. The communication unit of
8. The communication unit of
9. The communication unit of
10. User equipment for use in a communication system, the user equipment comprising the communication unit of
11. A base station for use in a communication system, the base station comprising the communication unit of
14. The system of
15. The system of
16. The system of
0. 18. The method of claim 17, wherein the plurality of processes includes a third process, and the method further comprises the second process passing a third signal to the third process, the third signal including the configuration header.
0. 19. The method of claim 17, wherein the communication system is a packet data wireless communication system.
0. 20. The method of claim 17, wherein the method is for processing Coded Composite Transport Channel (CCTrCH) data.
0. 23. The communication unit of claim 22, wherein the plurality of processors includes a third processor, and wherein the second processor is configured to pass a third signal to the third processor, the third signal including the configuration header.
0. 24. The communication unit of claim 22, wherein the communication system is a packet data wireless communication system.
0. 25. The communication unit of claim 22, wherein the communication unit is operable for processing Coded Composite Transport Channel (CCTrCH) data.
0. 30. The system of claim 29, wherein the plurality of processors includes a third processor, and wherein the second processor is operable for passing a third signal to the third processor, the third signal including the configuration header.
0. 31. The system of claim 29, wherein the communication system is a packet data wireless communication system.
0. 32. The system of claim 29, wherein the plurality of processors is configured to process Coded Composite Transport Channel (CCTrCH) data.
|
This invention relates to data processing in communication systems, and particularly though not exclusively to Coded Composite Transport Channel (CCTrCH) processing in packet-based UTRA TDD (UMTS—Universal Mobile Telecommunication System—Terrestrial Radio Access systems operating in Time Division Duplex mode).
In a UMTS Terrestrial Radio Access Network (UTRAN) there are two modes of operation Frequency Division Duplex (FDD) and Time Division Duplex (TDD). In UTRA TDD, which is packet-based, users are separated in both the code domain and time domain. The time domain UTRA framing has 4096 radio frames which make up a super frame with each radio frame consisting of 15 timeslots. A timeslot can be allocated to either Uplink (UL) or downlink (DL) transmission.
In a typical TDD system the UL and DL transmissions have to be synchronized to reduce interference. In addition DL broadcast signaling and UL random access signaling has to be supported. This leads to a partitioning of the radio frame with individual timeslots being dedicated for use either for DL or UL. UTRA specifies the processing that is applied to Transport Channel (TrCH) data by Layer 1 (L1) to build up CCTrCHs. These CCTrCHs are mapped onto timeslots.
Each CCTrCH has a particular set of characteristics, which change dynamically for each CCTrCH that is processed. Possible configuration parameters that may be applied dynamically to each CCTrCH include: number of TrCHs in a CCTrCH; CRC length; transport block size; type of channel coding; Transmission Time Interleave (TTI) period; and amount of physical resource.
An implementation of a CCTrCH processing stack may contain a mixture of hardware and software implementations of individual processing steps. Each processing step requires configuration information.
The conventional approach has been to use a centralized controller for this processing. However this approach has the following disadvantages:
This conventional approach becomes complex when the configuration data changes dynamically for each CCTrCH as it is processed and the latency through each process changes depending on the configuration itself.
A need therefore exists for processing of data in a communication system wherein the above-mentioned disadvantage(s) may be alleviated.
In accordance with a first aspect of the present invention there is provided a method for processing data in a communication system, the method comprising:
providing a configuration header containing configuration data for use in processing data through a plurality of processes including a first process and a second process; and
passing the configuration header with inter-process data from the first process to the second process,
whereby the second process extracts configuration data from the configuration header passed from the first process.
In accordance with a second aspect of the present invention there is provided an arrangement for processing data in a communication system, the arrangement comprising:
means for providing a configuration header containing configuration data for use in processing data through a plurality of processing means including a first process means and a second processing means; and
means for passing the configuration header with inter-process data from the first processing means to the second processing means,
whereby the second processing means is arranged to extract configuration data from the configuration header passed from the first processing means.
In accordance with a third aspect of the present invention there is provided a communication system including means for processing data comprising:
means for providing a configuration header containing configuration data for use in processing data through a plurality of processing means including a first process means and a second processing means; and
means for passing the configuration header with inter-process data from the first processing means to the second processing means,
whereby the second processing means is arranged to extract configuration data from the configuration header passed from the first processing means.
One method and arrangement for processing of CCTrCH data in a packet data UTRA TDD system incorporating the present invention will now be described, by way of example only, with reference to the accompanying drawings, in which:
In a UMTS Terrestrial Radio Access Network (UTRAN) there are two modes of operation: UTRA Frequency Division Duplex (FDD) and UTRA Time Division Duplex (TDD). In UTRA TDD users are separated in both the code domain and time domain. In the time domain employed in UTRA framing, illustrated in
In a typical TDD system the UL and DL transmissions have to be synchronized to reduce interference. In addition DL broadcast signaling and UL random access signaling has to be supported. This leads to a possible partitioning of the radio frame as shown below:
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
DL
DL
DL
DL
DL
DL
DL
DL
UL
UL
UL
UL
UL
UL
UL
UTRA specifies the processing that is applied to the Transport Channel (TrCH) data by Layer 1 (L1), as shown in
Transport Blocks (blocks of a defined number of bits) are submitted by the media access control (MAC) to L1 for processing. A Transport Block typically corresponds to a MAC protocol data unit (PDU) or corresponding unit. Layer 1 processes each Transport Block as shown in
Each CCTrCH has a particular set of characteristics. These characteristics change dynamically for each CCTrCH that is processed. The following lists examples of some of the possible configuration parameters that may be applied dynamically to each CCTrCH:
In practice, an implementation of a CCTrCH processing stack may contain a mixture of hardware and software implementations of the individual processing steps shown in
The conventional approach is to use a centralized controller. However, this approach has a number of disadvantages:
This approach becomes complex when the configuration data changes dynamically for each CCTrCH as it is processed, and the latency through each process changes depending on the configuration itself.
The present invention, at least in the preferred embodiment described below, utilises a method for simplifying the problem of control of configuration parameters in a CCTrCH processing stack, though it can equally be applied to any processing stack that has dynamic configuration parameters.
Referring now to
At each stage or processing element of the processing stack or arrangement 300 the header 310 is read along with the input data 320 by the process in order to gain the configuration data the process requires.
The same header 310 is then attached to its output data 320 (to form an integral CCTrCH data block 330) for use by the next process in the CCTrCH processing stack. The processing stage may also add extra configuration data (e.g., output data size) to the configuration header, that can save recalculation of certain parameters.
Thus, it will be understood, in employing the configuration headers 310, in the above method:
It will be understood and appreciated that the method and arrangement utilising configuration headers described above provides the advantages that the controlling entity does not need to store the configuration parameters for the CCTrCH, since they are passed in the configuration header; nor does the controlling entity need to keep track of the CCTrCH as it is processed by each of the processing steps; nor does the controlling entity need to calculate and control a following process with data output from a previous process, since the processing proceeds methodically from one process to another using the configuration headers.
It will also be understood and appreciated that the method and arrangement described above allows CCTrCH processing to be performed, without the need for central control, by proceeding methodically from one processing step to another without prior knowledge of the processing latencies of each processing step.
It will be appreciated that the method described above for processing of CCTrCH data may be carried out in software running on a processor (not shown), and that the software may be provided as a computer program element carried on any suitable data carrier (also not shown) such as a magnetic or optical computer disc.
It will be also be appreciated that the method described above for processing of CCTrCH data may alternatively be carried out (in part or in whole) in hardware, for example in the form of an integrated circuit (not shown) such as an FPGA (Field Programmable Gate Array) or ASIC (Application Specific Integrated Integrated Circuit).
It will further be appreciated that although the method described above for processing of CCTrCH data has been presented in the context of processing CCTrCH data for transmission, the same technique of using configuration headers passed between successive processing stages may equally be performed in processing received CCTrCH data. Referring now also to
It will further be appreciated that although the invention has been described above in the context of processing CCTrCH data in a UTRA TDD system, the invention may be generally applied to data processing in any communication system.
In conclusion, therefore, it will be understood that the use of configuration headers in a data processing in a communication system as described avoids the disadvantages of using a central controller and allows processing to proceed from one processing step to another without requiring prior knowledge of the processing latencies of each processing step.
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5020115, | Jul 10 1989 | McKesson Information Solutions LLC | Methods and apparatus for dynamically scaling images |
5175854, | Jun 19 1989 | HEWLETT-PACKARD DEVELOPMENT COMPANY, L P | Inter-applicataion interface system |
5249292, | Mar 31 1989 | Data packet switch using a primary processing unit to designate one of a plurality of data stream control circuits to selectively handle the header processing of incoming packets in one data packet stream | |
5341369, | Feb 11 1992 | Vitesse Semiconductor Corp. | Multichannel self-routing packet switching network architecture |
5363315, | Jun 30 1992 | MOTOROLA SOLUTIONS, INC | Method of communications between and within virtual radio interface standard layers |
5701479, | Jun 15 1993 | Xerox Corporation; FUJI XEROX CO , LTD | Pipelined image processing system for a single application environment |
5914953, | Dec 17 1992 | Hewlett Packard Enterprise Development LP | Network message routing using routing table information and supplemental enable information for deadlock prevention |
5995517, | Jan 31 1996 | Sanyo Electric Co., Ltd. | Multiplexed digital signal receiving device capable of miniaturizing the configuration of a signal receiving portion |
6424659, | Jul 17 1998 | SONUS NETWORKS, INC | Multi-layer switching apparatus and method |
6807192, | Jan 14 2000 | InterDigital Technology Corporation | Wireless communication system with selectively sized data transport blocks |
6996117, | Sep 19 2001 | BAY MICROSYSTEMS, INC | Vertical instruction and data processing in a network processor architecture |
7009973, | Feb 28 2000 | AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITED | Switch using a segmented ring |
7221657, | Feb 08 2002 | TELEFONAKTIEBOLAGET LM ERICSSON PUBL | Processing different size packet headers for a packet-based conversational service in a mobile communications system |
7415723, | Jun 11 2002 | MEMORY ACCESS TECHNOLOGIES LLC | Distributed network security system and a hardware processor therefor |
20010008838, | |||
20010043576, | |||
20020071407, | |||
20040062246, | |||
20050185651, | |||
EP572865, | |||
GB2369006, | |||
WO10297, | |||
WO10302, | |||
WO10297, | |||
WO10302, | |||
WO2052777, | |||
WO3049385, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jan 19 2011 | Sony Corporation | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Jul 12 2016 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Sep 07 2020 | REM: Maintenance Fee Reminder Mailed. |
Feb 22 2021 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Jan 15 2016 | 4 years fee payment window open |
Jul 15 2016 | 6 months grace period start (w surcharge) |
Jan 15 2017 | patent expiry (for year 4) |
Jan 15 2019 | 2 years to revive unintentionally abandoned end. (for year 4) |
Jan 15 2020 | 8 years fee payment window open |
Jul 15 2020 | 6 months grace period start (w surcharge) |
Jan 15 2021 | patent expiry (for year 8) |
Jan 15 2023 | 2 years to revive unintentionally abandoned end. (for year 8) |
Jan 15 2024 | 12 years fee payment window open |
Jul 15 2024 | 6 months grace period start (w surcharge) |
Jan 15 2025 | patent expiry (for year 12) |
Jan 15 2027 | 2 years to revive unintentionally abandoned end. (for year 12) |