first of all, a semiconductor substrate is provided, and then a first/second wells with a first conductivity are formed therein so as to individually form a first part of the floating gate of single-level EEPROM and a low-voltage device thereon, wherein the first and the second wells are used to separate the high-voltage device, and the depth of the first well is the same as the second well. Furthermore, the high-voltage device and the second part of the floating gate of single-level EEPROM are individually formed on the semiconductor substrate between the first and the second wells, and the control gate of the floating gate of single-level EEPROM is formed in the third well located under the second part of the floating gate of single-level EEPROM, wherein the high-voltage device can be operated in the opposite electric field about 18V, such as −6V˜12V, −12V˜6V, −9V˜9V etc.
|
1. A method for forming a single-level electrically erasable and programmable read only memory, the method comprising:
providing a semiconductor substrate having a first well and a second well;
defining and forming a plurality of isolation regions in the semiconductor substrate, and simultaneously, a first device region is formed in the first well, a second device region is formed adjacent said first well, a third device region is formed between said second well and said second device region and a fourth device region is formed in said second well;
forming a first dielectric layer having a first thickness on said semiconductor substrate;
performing an ion-implanting process to form a control gate in said second device region under said first dielectric layer;
removing a portion of said first dielectric layer located on said semiconductor substrate of said first well and said second well;
forming a second dielectric layer having a second thickness on a remaining portion of said first dielectric layer said semiconductor substrate located on said first well and said second well;
removing a portion of said second dielectric layer located on said fourth device region;
forming a third dielectric layer having a third thickness on said first device region, said second device region and said fourth device region, wherein said third dielectric layer and said second dielectric layer are stacked from each other to form a fourth dielectric layer having a fourth thickness on said first device region; and further, said third dielectric layer and said first dielectric layer are stacked from each other to form a fifth dielectric layer having a fifth thickness on said second device region; and
forming and defining a plurality of gates on these dielectric layers of said first device region, said second device region, said third device region and said fourth device region, wherein there is the same gate located on said first device region and said second device region, which serves as the floating gate.
2. The method according to
3. The method according to
4. The method according to
5. The method according to
6. The method according to
7. The method according to
8. The method according to
9. The method according to
|
As illustrated in
Referring to
Referring to
In these embodiments of the present invention, as discussed above, this invention can utilize formation of tri-well to embed the single-level EEPROM therein, wherein the tri-well comprises an N-well, a P-well and a deep N-well. Furthermore, the present invention constructs the low-voltage device in a deep N-well, the floating gate of the single-level EEPROM on another deep N-well and the control gate of the single-level EEPROM in the N-well located nearby the deep N-well. Accordingly, the single-level EEPROM can be operated in environment with low-voltage and high-voltage area with positive/negative voltage. Therefore, this invention can simultaneously fabricate single-level EEPROM and the high/low voltage devices thereof, so this invention can reduce the complication and costs in the conventional process to correspond to economic effect. On the other hand, the single-level EEPROM of the present invention can be operated in the opposite electric field with wide range, wherein the high-voltage range utilized in the present invention is about 18V, such as −6V˜12V, −12V˜6V, −9V˜9V etc. Furthermore, the devices fabricated by this invention can simultaneously input and output the positive/negative voltages without transforming voltage state, so this invention can support more diverse application field for the devices or products that need the positive/negative voltages to operate. Therefore, the method of the present invention is the best fabrication process of single-level EEPROM for deep sub-micron semiconductor process.
Obviously, many modifications and variations of the present invention are possible in light of the above teachings. It is to be understood that within the scope of the appended claims, the present invention may be practiced other than as specifically described herein.
Although the specific embodiments have been illustrated and described, it will be obvious to those skilled in the art that various modifications may be made without departing from what is intended to be limited solely by the appended claims.
Lin, Jy-Hwang, Huang, Ching-Chun, Chen, Rong-Ching
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
4240092, | Sep 13 1976 | Texas Instruments Incorporated | Random access memory cell with different capacitor and transistor oxide thickness |
4477825, | Dec 28 1981 | National Semiconductor Corporation | Electrically programmable and erasable memory cell |
4686652, | Nov 25 1985 | Mindspeed Technologies | Non-volatile RAM cell with single high voltage precharge |
5198380, | Jun 08 1988 | SanDisk Technologies LLC | Method of highly compact EPROM and flash EEPROM devices |
5254489, | Oct 18 1990 | NEC Electronics Corporation | Method of manufacturing semiconductor device by forming first and second oxide films by use of nitridation |
5268319, | Jun 08 1988 | SanDisk Technologies LLC | Highly compact EPROM and flash EEPROM devices |
5451535, | Jun 19 1992 | International Business Machines Corporation | Method for manufacturing a memory cell |
5497021, | Apr 30 1992 | Fuji Electric Co., Ltd. | CMOS structure with varying gate oxide thickness and with both different and like conductivity-type gate electrodes |
5576573, | May 31 1995 | United Microelectronics Corporation | Stacked CVD oxide architecture multi-state memory cell for mask read-only memories |
5723355, | Jan 17 1997 | Chingis Technology Corporation | Method to incorporate non-volatile memory and logic components into a single sub-0.3 micron fabrication process for embedded non-volatile memory |
5850092, | Apr 15 1996 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | FLASH-EPROM with embedded EEPROM |
5856221, | Jun 30 1995 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Process for forming an integrated circuit comprising non-volatile memory cells and side transistors of at least two different types, and corresponding IC |
5913120, | Feb 17 1993 | SGS-Thomson Microelectronics S.r.l. | Process for fabricating integrated devices including nonvolatile memories and transistors with tunnel oxide protection |
6004847, | Jun 30 1995 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Process for forming an integrated circuit comprising non-volatile memory cells and side transistors and corresponding IC |
6040019, | Feb 14 1997 | Advanced Micro Devices, Inc.; Advanced Micro Devices, INC | Method of selectively annealing damaged doped regions |
6104059, | Jan 16 1998 | OKI SEMICONDUCTOR CO , LTD | Non-volatile memory having a silicide film on memory control gates and peripheral circuit transistor gates |
6159799, | Dec 01 1998 | Hyundai Electronics Industries Co., Ltd. | Method of manufacturing semiconductor device comprising high voltage regions and floating gates |
6162683, | Dec 19 1997 | Texas Instruments Incorporated | System and method for forming an inter-layer dielectric in floating gate memory devices |
6184093, | Dec 19 1997 | Promos Technologies Inc | Method of implementing differential gate oxide thickness for flash EEPROM |
6225167, | Mar 13 2000 | Taiwan Semiconductor Manufacturing Company | Method of generating multiple oxide thicknesses by one oxidation step using NH3 nitridation followed by re-oxidation |
6232182, | Dec 28 1995 | Intellectual Ventures I LLC | Non-volatile semiconductor memory device including memory transistor with a composite gate structure and method of manufacturing the same |
6248630, | Jun 30 1995 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Process for forming an integrated circuit comprising non-volatile memory cells and side transistors and corresponding IC |
6259133, | Feb 11 1999 | GLOBALFOUNDRIES Inc | Method for forming an integrated circuit memory cell and product thereof |
6281077, | Sep 11 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method for manufacturing electronic devices comprising non-volatile memory cells and LV transistors with salicided junctions |
6281089, | Sep 14 1999 | TAIWAN SEMICONDUCTOR MANUFACTURING CO , LTD | Method for fabricating an embedded flash memory cell |
6319780, | Nov 29 1999 | STMICROELECTRONICS S R L | Process for the fabrication of an integrated circuit comprising MOS transistors for low voltage, EPROM cells and MOS transistors for high voltage |
6399442, | Oct 09 1998 | STMicroelectronics S.r.l. | Method of manufacturing an integrated semiconductor device having a nonvolatile floating gate memory, and related integrated device |
6399443, | May 07 2001 | Chartered Semiconductor Manufacturing LTD | Method for manufacturing dual voltage flash integrated circuit |
6417044, | Jan 16 1998 | LAPIS SEMICONDUCTOR CO , LTD | Non-volatile memory and memory of manufacturing the same |
6417051, | Mar 12 1999 | Kabushiki Kaisha Toshiba | Method of manufacturing memory device including insulated gate field effect transistors |
6429073, | Jun 23 2000 | Seiko Epson Corporation | Methods for manufacturing semiconductor devices having a non-volatile memory transistor |
6455374, | Nov 23 2001 | Hynix Semiconductor Inc | Method of manufacturing flash memory device |
6503800, | Jun 19 2000 | NEC Electronics Corporation | Manufacturing method of semiconductor device having different gate oxide thickness |
6522587, | Jun 23 1999 | Seiko Epson Corporation | Non-volatile semiconductor memory devices |
6534363, | Mar 12 2001 | MONTEREY RESEARCH, LLC | High voltage oxidation method for highly reliable flash memory devices |
6709920, | Jul 11 2000 | Samsung Electronics Co., Ltd. | Method of fabricating a non-volatile memory device having a tunnel-insulating layer including more than two portions of different thickness |
6784115, | Dec 18 1998 | Promos Technologies Inc | Method of simultaneously implementing differential gate oxide thickness using fluorine bearing impurities |
6790727, | Jun 15 2001 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Integration of two memory types on the same integrated circuit |
6818509, | Dec 23 1998 | Samsung Electronics Co., Ltd. | Methods of fabricating electrically erasable programmable read-only memory (EEPROM) devices including multilayer sense and select transistor gates |
20020190310, | |||
20030022447, | |||
20030218920, | |||
20040198000, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 29 2006 | United Microelectronics Corp. | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Oct 16 2016 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Apr 16 2016 | 4 years fee payment window open |
Oct 16 2016 | 6 months grace period start (w surcharge) |
Apr 16 2017 | patent expiry (for year 4) |
Apr 16 2019 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 16 2020 | 8 years fee payment window open |
Oct 16 2020 | 6 months grace period start (w surcharge) |
Apr 16 2021 | patent expiry (for year 8) |
Apr 16 2023 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 16 2024 | 12 years fee payment window open |
Oct 16 2024 | 6 months grace period start (w surcharge) |
Apr 16 2025 | patent expiry (for year 12) |
Apr 16 2027 | 2 years to revive unintentionally abandoned end. (for year 12) |