A gallium nitride-based hemt device, comprising a channel layer formed of an ingan alloy. Such device may comprise an algan/ingan heterostructure, e.g., in a structure including a GaN layer, an ingan layer over the GaN layer, and a (doped or undoped) algan layer over the ingan layer. Alternatively, the hemt device of the invention may be fabricated as a device which does not comprise any aluminum-containing layer, e.g., a GaN/ingan hemt device or an ingan/InGaN hemt device.
|
4. A gallium nitride based hemt device, comprising a channel layer comprising an ingan alloy and at least one additional layer over said channel layer, wherein said at least one additional layer comprises AlxGa1-xN material, and wherein x is about 0.1, and wherein said AlxGa1-xN material is not intentionally doped.
0. 7. A gallium nitride based hemt device, comprising a channel layer comprising an ingan alloy and at least one additional layer over said channel layer, wherein said at least one additional layer comprises AlxGa1-xN material wherein x is about 0.1, and wherein the channel layer has a thickness in a range of from about 100 nanometers to about 5000 nanometers.
0. 8. A gallium nitride based hemt device, comprising a channel layer comprising an ingan alloy and at least one additional layer over said channel layer, wherein said at least one additional layer comprises AlxGa1-xN material wherein x is about 0.1, and wherein the at least one additional layer further comprises an algan spacer layer between the channel layer and said at least one additional layer.
0. 1. A gallium nitride-based hemt device, comprising a channel layer comprising an ingan alloy and at least one additional layer over said channel layer, wherein said at least one additional layer comprises material selected from the group consisting of GaN and ingan, and wherein said device does not comprise an aluminum-containing layer.
0. 2. A gallium nitride-based hemt device, comprising a channel layer comprising an ingan alloy and at least one additional layer directly over said channel layer, wherein said at least one additional layer comprises GaN material, forming a GaN/ingan hemt with the channel layer.
0. 3. A gallium nitride-based hemt device, comprising a channel layer comprising an ingan alloy and at least one additional layer directly over said channel layer, wherein said at least one additional layer comprises ingan material, forming an ingan/InGaN hemt with the channel layer.
0. 5. A gallium nitride-based hemt device, comprising:
a substrate;
a GaN buffer layer on said substrate;
a channel layer on said GaN buffer layer, said channel comprising an ingan alloy;
at least one additional layer on said channel layer, said at least one additional layer comprising undoped GaN material and forming a GaN space layer; and
a doped GaN doner layer on said GaN spacer layer.
0. 6. A gallium nitride-based hemt device, comprising:
a substrate;
a GaN buffer layer on said substrate;
a channel layer on said GaN buffer layer, said channel layer comprising an ingan alloy;
at least one additional layer on said channel layer, said at least one additional layer comprising undoped ingan material and forming an ingan spacer layer; and
a doped ingan donor layer on said ingan spacer layer,
wherein said ingan spacer layer has a lower InN concentration than said channel layer.
0. 9. The hemt device of claim 4, further comprising a GaN layer below said channel layer.
0. 10. The hemt device of claim 7, wherein said AlxGa1-xN material is not intentionally doped.
0. 11. The hemt device of claim 7, wherein said at least a portion of the AlxGa1-xN material is intentionally doped to provide an increased sheet density in relation to a corresponding undoped algan layer.
0. 12. The hemt device of claim 7, wherein the channel layer has a thickness in a range of from about 200 nanometers to about 2000 nanometers.
0. 13. The hemt device of claim 7, wherein the channel layer has a thickness in a range of from about 400 nanometers to about 1000 nanometers.
0. 14. The hemt device of claim 4, further comprising a substrate and a buffer layer on said substrate, wherein said channel layer is disposed over said buffer layer.
0. 15. The hemt device of claim 7, further comprising a GaN layer below said channel layer.
0. 16. The hemt device of claim 7, further comprising a substrate and a buffer layer on said substrate, wherein said channel layer is disposed over said buffer layer.
0. 17. The hemt device of claim 8, further comprising a GaN layer below said channel layer.
0. 18. The hemt device of claim 8, further comprising a substrate and a buffer layer on said substrate, wherein said channel layer is disposed over said buffer layer.
|
The invention was made in the performance of the U.S. Army Space and Missile Defense Command, Contract Number DASG60-98-C-0025. The government has certain rights in the invention.
1. Field of the Invention
This invention relates to high electron mobility transistor (HEMT) devices and method of making the same.
2. Description of the Related Art
GaN based materials have physical and electronic properties that make them attractive for high temperature, high power and high frequency devices. Wide bandgap semiconductors (GaN and SiC) have inherently lower thermal carrier generation rates and higher breakdown fields compared to Si and GaAs, as shown in Table 1 below.
TABLE 1
Properties of candidate materials for high power, high temperature,
high frequency electronic devices
Material Property
Si
GaAs
4H-SiC
GaN
Bandgap (eV)
1.1
1.4
3.3
3.4
Breakdown field (105 V/cm)
2
4
30
30?
Electron mobility (cm2/Vs)
1400
8500
800
900a, 2000b
Maximum velocity (107 cm/s)
1
2
2
3
Thermal conductivity
1.5
0.5
4.9
1.3
(W/cm K)
afor n = 5E16 cm−3;
bfor an AlGaN/GaN structure
GaN has additional advantages including a high (>800 cm2/Vs) electron mobility and a high (>107 cm/sec) electron velocity. Furthermore, high electron mobility transistors (HEMTs) which offer higher mobilities, better charge confinement and higher breakdown voltages can be fabricated in the AlGaN/GaN materials system. Room temperature radio frequency (8-10 GHz) output powers on the order of 6-8 W/mm are theoretically possible in the AlGaN/GaN materials system and power densities as high as 6.8 W/mm have recently been reported (S. T. Sheppard, et al., 56th Device Research Conference, Charlottesville, Va., Jun. 22-24, 1998).
While promising output powers have been reported in AlGaN/GaN HEMTs, materials-related issues continue to limit device performance. Persistent photoconductivity (PPC) and drain I-V collapse have been reported in AlGaN alloys (M. D. McCluskey, N. M. Johnson, C. G Van De Walle, D. P. Bour, M. Kneissl and W. Walukiewicz, Mat. Res. Soc. Symp. Proc. 521 (1998), p. 531) and AlGaN/GaN heterostructures (J. Z. Li, J. Y. Lin, H. X. Jiang, M. A. Khan and Q. Chen, J. Appl. Phys. 82 (1997) 1227). These effects arise from carrier trapping and generation from deep levels in the material and can lead to poor high frequency performance, decreased drain currents and reduced output powers in a HEMT. PPC and current collapse in GaAs-based HEMTs have been attributed to defect-donor complexes (DX centers) in AlxGa1-xAs when x>0.20. Evidence for oxygen DX-centers in Al-rich AlxGa1-xN (x>0.27) has recently been reported (M. D. McCluskey, et al., ibid.). High Al content AlGaN layers (x>0.20) are commonly used to achieve high sheet densities in AlGaN/GaN HEMT structures via piezoelectric-induced doping as shown by the data in
In order to further improve the performance of III-V nitride HEMTs, methods must be identified to reduce or eliminate the deleterious effects of deep level defects that result from the use of high Al composition layers.
The present invention relates in one aspect thereof to a gallium nitride-based HEMT device, comprising a channel layer formed of an InGaN alloy.
Such device may comprise an AlGaN/InGaN heterostructure, e.g., in a structure including a GaN layer, an InGaN layer over the GaN layer, and an AlGaN layer over the InGaN layer. The AlGaN layer may be doped or undoped, as necessary or desired in a given end use application of the HEMT.
Alternatively, the HEMT device of the invention may be fabricated as a device which does not comprise any aluminum-containing layer, e.g., a GaN/InGaN HEMT device or an InGaN/InGaN HEMT device.
In another aspect, the invention relates to a method of fabricating a GaN-based HEMT device, comprising forming a channel layer for the device of an InGaN alloy.
Other aspects, features and embodiments of the invention will be more fully apparent from the ensuing disclosure and appended claims.
In accordance with the present invention, the performance of GaN-based HEMTs is improved by use of InGaN alloys in the channel layer of the device.
The use of InGaN alloys in the channel layer of HEMT devices has been discovered to permit substantially lower Al composition AlGaN layers to be employed at equivalent levels of strain and piezoelectric doping characteristic of AlGaN/GaN heterostructures.
InGaN provides a large a-lattice constant in relation to GaN (the a-lattice constant difference between GaN and InN is 0.351 Å, compared to a 0.079 Å difference between GaN and AlN), and low Al and In content layers can be used to produce pseudomorphic AlGaN/InGaN heterostructures with comparable strain to AlGaN/GaN. For example, the lattice mismatch of an Al0.10Ga0.90N/In0.046Ga0.954N interface is identical to that of Al0.30G0.70N/GaN. Consequently, it is possible to produce AlGaN/InGaN heterostructures that enable the use of reduced Al content AlGaN layers without significant reductions in piezoelectric-induced doping or degradation of the structural or electrical properties of the channel layer.
In addition to a reduction in DX-center related transient effects, the use of low Al content AlGaN layers in the HEMT enables reduced ohmic contact resistance to be achieved.
The high electron mobility of InN (4000 cm2/Vs for n=1E16 cm−3) in relation to GaN permits the use of InGaN alloys in the channel layer of the device to achieve significant improvements in electrical properties and device performance.
Alternatively, the InGaN layer can be grown directly on the substrate (including a buffer layer). The AlGaN layer can be undoped or the upper or top-most portion of the AlGaN can be doped to further increase the sheet density.
Alternatively, an InGaN channel HEMT can be fabricated using GaN or InGaN on InGaN. In this case, chemically reactive Al-containing layers are completely eliminated from the device structure, to provide a GaN/InGaN HEMT with improved long-term stability and reliability characteristics under high power operation than are achievable by an AlGaN/GaN HEMT or an AlGaN/InGaN HEMT. Additionally, an InGaN/InGaN HEMT provides fabricational advantages due to the differing optimum growth conditions between InGaN, and AlGaN or GaN.
The growth of the indium gallium nitride layers in the practice of the invention may be effected by any suitable process or technique therefor. For example, such layers may be formed by vapor phase techniques in which reactant gas species (e.g., ammonia, trimethylgallium, and trimethylindium) enter a growth reactor that contains the substrate. The reactant gas species passes over the substrate depositing an epitaxial film of said species (i.e., nitrogen from ammonia, gallium from trimethylgallium, and indium from trimethylindium). The InGaN process may occur at temperatures in the range of from about 500 to 1000° C., with a more specific temperature range of from about 700 to 950° C., or in a narrower temperature range of from about 800 to 900° C. The pressure of the reactor may be maintained in the range of from about 50 to 980 mbarr. The indium-to-gallium ratio may be anywhere in the range of from 0 to 100%.
The features, aspects and advantages of the present invention are further shown with reference to the following non-limiting examples relating to the invention.
(Al,Ga)N:Si
Undoped (Al,Ga)N
Undoped (In,Ga)N
Undoped GaN
Substrate
A HEMT structure of the design shown in Example 1 comprises a suitable substrate for depositing GaN; an unintentionally doped GaN layer as a buffer over said substrate; an unintentionally doped InGaN channel layer over said GaN buffer layer that is relaxed with respect to strain due to the different lattice constants of the said GaN buffer layer and the InGaN channel layer; an unintentionally doped AlGaN spacer layer over said InGaN channel layer; an intentionally silicon-doped AlGaN donor layer over said AlGaN spacer layer.
Undoped (In,Ga)N
Buffer Laver
Substrate
An InGaN structure of the design shown in Example 2 comprises a suitable substrate for depositing GaN; a buffer layer over said substrate; an unintentionally doped InGaN layer over said buffer layer.
GaN:Si
Undoped GaN
Undoped (In,Ga)N
Undoped GaN
Substrate
A HEMT structure of the design shown in Example 3 comprises a suitable substrate for depositing GaN; an unintentionally doped GaN layer as a buffer over said substrate; an unintentionally doped InGaN channel layer over said GaN buffer layer that is relaxed with respect to strain due to the different lattice constants of the said GaN buffer layer and the InGaN channel layer; an unintentionally doped GaN spacer layer over said InGaN channel layer; an intentionally silicon-doped GaN donor layer over said AlGaN spacer layer.
(In,Ga)N:Si
Undoped (In,Ga)N
Undoped (In,Ga)N
Undoped GaN
Substrate
A HEMT structure of the design shown in Example 4 comprises a suitable substrate for depositing GaN; an unintentionally doped GaN layer as a buffer over said substrate; an unintentionally doped InGaN channel layer over said GaN buffer layer that is relaxed with respect to strain due to the different lattice constants of the said GaN buffer layer and the InGaN channel layer; an unintentionally doped InGaN spacer layer that has a lower InN concentration compared to the InGaN channel layer over said InGaN channel layer; an intentionally silicon-doped InGaN donor layer over said InGaN spacer layer that has the same InN concentration as the InGaN spacer layer. In this example, the channel comprising the high density of charged carriers is formed at or near the interface between the InGaN channel layer and InGaN spacer layer due to the piezoelectric-induced doping as a result of the strain associated with the differing InN concentrations of the InGaN channel layer and InGaN spacer layer.
Although the invention has been variously disclosed herein with reference to illustrative embodiments and features, it will be appreciated that the embodiments and features described hereinabove are not intended to limit the invention, and that other variations, modifications and other embodiments will suggest themselves to those of ordinary skill in the art. The invention therefore is to be broadly construed, consistent with the claims hereafter set forth.
Piner, Edwin L., Redwing, Joan M.
Patent | Priority | Assignee | Title |
10170579, | Oct 09 2015 | Taiwan Semiconductor Manufacturing Company, Ltd. | Surface treatment and passivation for high electron mobility transistors |
10522645, | Oct 09 2015 | Taiwan Semiconductor Manufacturing Company, Ltd. | Surface treatment and passivation for high electron mobility transistors |
11004951, | Oct 09 2015 | Taiwan Semiconductor Manufacturing Company, Ltd. | Surface treatment and passivation for high electron mobility transistors |
11575021, | Oct 09 2015 | Taiwan Semiconductor Manufacturing Company, Ltd. | Surface treatment and passivation for high electron mobility transistors |
9666683, | Oct 09 2015 | Taiwan Semiconductor Manufacturing Company, Ltd | Surface treatment and passivation for high electron mobility transistors |
Patent | Priority | Assignee | Title |
5028968, | Jan 02 1990 | The Aerospace Corporation; AEROSPACE CORPORATION, THE | Radiation hard GaAs high electron mobility transistor |
5192987, | May 17 1991 | International Rectifier Corporation | High electron mobility transistor with GaN/Alx Ga1-x N heterojunctions |
5270798, | Feb 20 1990 | LITTON SYSTEMS, INC A DE CORP | High electron mobility transistor |
5296395, | May 17 1991 | International Rectifier Corporation | Method of making a high electron mobility transistor |
5448084, | May 24 1991 | OL SECURITY LIMITED LIABILITY COMPANY | Field effect transistors on spinel substrates |
5625202, | Jun 08 1995 | University of Central Florida | Modified wurtzite structure oxide compounds as substrates for III-V nitride compound semiconductor epitaxial thin film growth |
5668387, | Oct 26 1995 | Northrop Grumman Systems Corporation | Relaxed channel high electron mobility transistor |
5670798, | Mar 29 1995 | North Carolina State University | Integrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same |
5821576, | Oct 18 1995 | Northrop Grumman Systems Corporation | Silicon carbide power field effect transistor |
5856217, | Apr 10 1997 | Hughes Electronics Corporation | Modulation-doped field-effect transistors and fabrication processes |
5929467, | Dec 04 1996 | Sony Corporation | Field effect transistor with nitride compound |
5939733, | Aug 30 1996 | Ricoh Company, Ltd. | Compound semiconductor device having a group III-V compound semiconductor layer containing therein T1 and As |
5960018, | Sep 25 1996 | Lumentum Operations LLC | Extended wavelength strained layer lasers having strain compensated layers |
6172382, | Jan 09 1997 | NICHIA CHEMICAL INDUSTRIES, LTD | Nitride semiconductor light-emitting and light-receiving devices |
6465814, | Jun 29 2000 | NEC Corporation | Semiconductor device |
6727531, | Aug 07 2000 | WOLFSPEED, INC | Indium gallium nitride channel high electron mobility transistors, and method of making the same |
DE19613265, | |||
JP11162848, | |||
JP11261053, | |||
JP11274474, | |||
JP2000196067, | |||
JP9307097, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Aug 24 2005 | Cree, Inc. | (assignment on the face of the patent) | / | |||
Oct 01 2021 | Cree, Inc | WOLFSPEED, INC | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 057891 | /0880 |
Date | Maintenance Fee Events |
Oct 14 2015 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Oct 15 2016 | 4 years fee payment window open |
Apr 15 2017 | 6 months grace period start (w surcharge) |
Oct 15 2017 | patent expiry (for year 4) |
Oct 15 2019 | 2 years to revive unintentionally abandoned end. (for year 4) |
Oct 15 2020 | 8 years fee payment window open |
Apr 15 2021 | 6 months grace period start (w surcharge) |
Oct 15 2021 | patent expiry (for year 8) |
Oct 15 2023 | 2 years to revive unintentionally abandoned end. (for year 8) |
Oct 15 2024 | 12 years fee payment window open |
Apr 15 2025 | 6 months grace period start (w surcharge) |
Oct 15 2025 | patent expiry (for year 12) |
Oct 15 2027 | 2 years to revive unintentionally abandoned end. (for year 12) |