A semiconductor device has a semiconductor die with an die bump pad and substrate with a trace line and integrated bump pad. Conductive bump material is deposited on the substrate bump pad or die bump pad. The semiconductor die over the substrate so that the bump material is disposed between the die bump pad and substrate bump pad. The bump material is reflowed without a solder mask around the die bump pad or substrate bump pad to form an interconnect. The bump material is self-confined within a footprint of the die bump pad or substrate bump pad. The bump material can be immersed in a flux solution prior to reflow to increase wettability. Alternatively, the interconnect includes a non-fusible base and fusible cap. The volume of bump material is selected so that a surface tension maintains self-confinement of the bump material within the bump pads during reflow.
|
21. A semiconductor device, comprising:
a semiconductor die having a first bump pad;
a substrate having a second bump pad;
an interconnect formed between the first and second bump pads by reflowing conductive bump material without a solder mask, wherein the conductive bump material is self-confined within a footprint of the first bump pad or second bump pad.
15. A method of making a semiconductor device, comprising:
depositing conductive bump material over a bump pad; and
reflowing the conductive bump material without a solder mask, wherein the conductive bump material is self-confined within a footprint of the bump pad during reflow and an escape pitch of a trace line is given D+PLT+W/2, wherein D is a base diameter of a interconnect, PLT is die placement tolerance, and W is a width of the trace line.
9. A method of making a semiconductor device, comprising:
providing a first semiconductor structure having a first bump pad;
providing a second semiconductor structure having a second bump pad;
depositing conductive bump material between the first and second bump pads; and
reflowing the conductive bump material without a solder mask around the first and second bump pads to form an interconnect, wherein the conductive bump material is self-confined within a footprint of the first bump pad or second bump pad during reflow.
1. A method of making a semiconductor device, comprising:
providing a semiconductor die having a die bump pad;
providing a substrate having a trace line with a substrate bump pad;
depositing conductive bump material on the substrate bump pad or die bump pad;
mounting the semiconductor die over the substrate so that the conductive bump material is disposed between the die bump pad and substrate bump pad; and
reflowing the conductive bump material without a solder mask around the die bump pad or substrate bump pad to form an interconnect, wherein the conductive bump material is self-confined within a footprint of the die bump pad or substrate bump pad during reflow.
7. A method of making a semiconductor device, comprising:
providing a semiconductor die having a die bump pad;
providing a substrate having a trace line with a substrate bump pad;
depositing conductive bump material on the substrate bump pad or die bump pad;
mounting the semiconductor die over the substrate so that the conductive bump material is disposed between the die bump pad and substrate bump pad; and
reflowing the conductive bump material without a solder mask around the die bump pad or substrate bump pad to form an interconnect, wherein the conductive bump material is self-confined within a footprint of the die bump pad or substrate bump pad during reflow, wherein an escape pitch of the trace line is given D+PLT+W/2, wherein D is a base diameter of the interconnect, PLT is die placement tolerance, and W is a width of the trace line.
8. A method of making a semiconductor device, comprising:
providing a semiconductor die having a die bump pad;
providing a substrate having a trace line with a substrate bump pad;
depositing conductive bump material on the substrate bump pad or die bump pad;
mounting the semiconductor die over the substrate so that the conductive bump material is disposed between the die bump pad and substrate bump pad; and
reflowing the conductive bump material without a solder mask around the die bump pad or substrate bump pad to form an interconnect, wherein the conductive bump material is self-confined within a footprint of the die bump pad or substrate bump pad during reflow, wherein an escape pitch of the trace line is given D/2+PLT+W/2, wherein D is a base diameter of the interconnect, PLT is die placement tolerance, and W is a width of the trace line.
2. The method of
3. The method of
5. The method of
6. The method of
10. The method of
11. The method of
13. The method of
14. The method of
16. The method of
17. The method of
19. The method of
20. The method of
22. The semiconductor device of
23. The semiconductor device of
24. The semiconductor device of
25. The semiconductor device of
|
The present non-provisional application is a reissue application of U.S. Pat. No. 8,026,128, which claims the benefit of priority of U.S. Provisional Application Ser. No. 61/141,791, filed Dec. 31, 2008. The present nonprovisional application, and further is a continuation-in-part of U.S. application Ser. No. 12/062,293, now U.S. Pat. No. 7,700,407, filed Apr. 3, 2008, and which is a division of U.S. application Ser. No. 10/985,654, now U.S. Pat. No. 7,368,817, filed Nov. 10, 2004, entitled “Bump-on-Lead Flip Chip Interconnection” by Rajendra D. Pense Pendse, which claims the benefit of U.S. Provisional Application No. 60/533,918, filed Dec. 31, 2003, and U.S. Provisional Application No. 60/518,864, filed Nov. 10, 2003.
The present invention relates in general to semiconductor devices and, more particularly, to a semiconductor device and method of providing self-confinement of conductive bump material during reflow without use of a solder mask.
Semiconductor devices are commonly found in modern electronic products. Semiconductor devices vary in the number and density of electrical components. Discrete semiconductor devices generally contain one type of electrical component, e.g., light emitting diode (LED), small signal transistor, resistor, capacitor, inductor, and power metal oxide semiconductor field effect transistor (MOSFET). Integrated semiconductor devices typically contain hundreds to millions of electrical components. Examples of integrated semiconductor devices include microcontrollers, microprocessors, charged-coupled devices (CCDs), solar cells, and digital micro-mirror devices (DMDs).
Semiconductor devices perform a wide range of functions such as high-speed calculations, transmitting and receiving electromagnetic signals, controlling electronic devices, transforming sunlight to electricity, and creating visual projections for television displays. Semiconductor devices are found in the fields of entertainment, communications, power conversion, networks, computers, and consumer products. Semiconductor devices are also found in military applications, aviation, automotive, industrial controllers, and office equipment.
Semiconductor devices exploit the electrical properties of semiconductor materials. The atomic structure of semiconductor material allows its electrical conductivity to be manipulated by the application of an electric field or through the process of doping. Doping introduces impurities into the semiconductor material to manipulate and control the conductivity of the semiconductor device.
A semiconductor device contains active and passive electrical structures. Active structures, including bipolar and field effect transistors, control the flow of electrical current. By varying levels of doping and application of an electric field or base current, the transistor either promotes or restricts the flow of electrical current. Passive structures, including resistors, capacitors, and inductors, create a relationship between voltage and current necessary to perform a variety of electrical functions. The passive and active structures are electrically connected to form circuits, which enable the semiconductor device to perform high-speed calculations and other useful functions.
Semiconductor devices are generally manufactured using two complex manufacturing processes, i.e., front-end manufacturing, and back-end manufacturing, each involving potentially hundreds of steps. Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each die is typically identical and contains circuits formed by electrically connecting active and passive components. Back-end manufacturing involves singulating individual die from the finished wafer and packaging the die to provide structural support and environmental isolation.
One goal of semiconductor manufacturing is to produce smaller semiconductor devices. Smaller devices typically consume less power, have higher performance, and can be produced more efficiently. In addition, smaller semiconductor devices have a smaller footprint, which is desirable for smaller end products. A smaller die size may be achieved by improvements in the front-end process resulting in die with smaller, higher density active and passive components. Back-end processes may result in semiconductor device packages with a smaller footprint by improvements in electrical interconnection and packaging materials.
In typical design rules, the minimum escape pitch of trace line 20 is limited by the fact that SRO 16 must be at least as large as the base diameter (D) of interconnect 12 plus a solder mask registration tolerance (SRT). In addition, a minimum ligament (L) of solder mask material is needed between adjacent openings by virtue of the limits of the solder mask application process. More specifically, the minimum escape pitch is defined as P=D+2*SRT+L. In one embodiment, D is 100 micrometers (μm), SRT is 10 μm, and L is 60 μm, hence, the minimum escape pitch is 100+2*10+60=180 μm.
A need exists to minimize escape pitch of trace lines for higher routing density. Accordingly, in one embodiment, the present invention is a method of making a semiconductor device comprising the steps of providing a semiconductor die having a die bump pad, providing a substrate having a trace line with substrate bump pad, depositing conductive bump material on the substrate bump pad or die bump pad, mounting the semiconductor die over the substrate so that the conductive bump material is disposed between the die bump pad and substrate bump pad, and reflowing the conductive bump material without a solder mask around the die bump pad or substrate bump pad to form an interconnect. The conductive bump material is self-confined within a footprint of the die bump pad or substrate bump pad during reflow.
In another embodiment, the present invention is a method of making a semiconductor device comprising the steps of providing a first semiconductor structure having a first bump pad, providing a second semiconductor structure having a second bump pad, depositing conductive bump material between the first and second bump pads, and reflowing the conductive bump material without a solder mask around the first and second bump pads to form an interconnect. The conductive bump material is self-confined within the first and second bump pads during reflow.
In another embodiment, the present invention is a method of making a semiconductor device comprising the steps of depositing conductive bump material over a first bump pad, and reflowing the conductive bump material without a solder mask. The conductive bump material is self-confined within the first bump pad during reflow.
In another embodiment, the present invention is a semiconductor device comprising a semiconductor die having a first bump pad and substrate having a second bump pad. An interconnect is formed between the first and second bump pads by reflowing conductive bump material without a solder mask. The conductive bump material is self-confined within the first and second bump pads.
The present invention is described in one or more embodiments in the following description with reference to the figures, in which like numerals represent the same or similar elements. While the invention is described in terms of the best mode for achieving the invention's objectives, it will be appreciated by those skilled in the art that it is intended to cover alternatives, modifications, and equivalents as may be included within the spirit and scope of the invention as defined by the appended claims and their equivalents as supported by the following disclosure and drawings.
Semiconductor devices are generally manufactured using two complex manufacturing processes: front-end manufacturing and back-end manufacturing. Front-end manufacturing involves the formation of a plurality of die on the surface of a semiconductor wafer. Each die on the wafer contains active and passive electrical components, which are electrically connected to form functional electrical circuits. Active electrical components, such as transistors and diodes, have the ability to control the flow of electrical current. Passive electrical components, such as capacitors, inductors, resistors, and transformers, create a relationship between voltage and current necessary to perform electrical circuit functions.
Passive and active components are formed over the surface of the semiconductor wafer by a series of process steps including doping, deposition, photolithography, etching, and planarization. Doping introduces impurities into the semiconductor material by techniques such as ion implantation or thermal diffusion. The doping process modifies the electrical conductivity of semiconductor material in active devices, transforming the semiconductor material into an insulator, conductor, or dynamically changing the semiconductor material conductivity in response to an electric field or base current. Transistors contain regions of varying types and degrees of doping arranged as necessary to enable the transistor to promote or restrict the flow of electrical current upon the application of the electric field or base current.
Active and passive components are formed by layers of materials with different electrical properties. The layers can be formed by a variety of deposition techniques determined in part by the type of material being deposited. For example, thin film deposition may involve chemical vapor deposition (CVD), physical vapor deposition (PVD), electrolytic plating, and electroless plating processes. Each layer is generally patterned to form portions of active components, passive components, or electrical connections between components.
The layers can be patterned using photolithography, which involves the deposition of light sensitive material, e.g., photoresist, over the layer to be patterned. A pattern is transferred from a photomask to the photoresist using light. The portion of the photoresist pattern subjected to light is removed using a solvent, exposing portions of the underlying layer to be patterned. The remainder of the photoresist is removed, leaving behind a patterned layer. Alternatively, some types of materials are patterned by directly depositing the material into the areas or voids formed by a previous deposition/etch process using techniques such as electroless and electrolytic plating.
Depositing a thin film of material over an existing pattern can exaggerate the underlying pattern and create a non-uniformly flat surface. A uniformly flat surface is required to produce smaller and more densely packed active and passive components. Planarization can be used to remove material from the surface of the wafer and produce a uniformly flat surface. Planarization involves polishing the surface of the wafer with a polishing pad. An abrasive material and corrosive chemical are added to the surface of the wafer during polishing. The combined mechanical action of the abrasive and corrosive action of the chemical removes any irregular topography, resulting in a uniformly flat surface.
Back-end manufacturing refers to cutting or singulating the finished wafer into the individual die and then packaging the die for structural support and environmental isolation. To singulate the die, the wafer is scored and broken along non-functional regions of the wafer called saw streets or scribes. The wafer is singulated using a laser cutting tool or saw blade. After singulation, the individual die are mounted to a package substrate that includes pins or contact pads for interconnection with other system components. Contact pads formed over the semiconductor die are then connected to contact pads within the package. The electrical connections can be made with solder bumps, stud bumps, conductive paste, or wirebonds. An encapsulant or other molding material is deposited over the package to provide physical support and electrical isolation. The finished package is then inserted into an electrical system and the functionality of the semiconductor device is made available to the other system components.
Electronic device 50 may be a stand-alone system that uses the semiconductor packages to perform one or more electrical functions. Alternatively, electronic device 50 may be a sub-component of a larger system. For example, electronic device 50 may be a graphics card, network interface card, or other signal processing card that can be inserted into a computer. The semiconductor package can include microprocessors, memories, application specific integrated circuits (ASICs), logic circuits, analog circuits, RF circuits, discrete devices, or other semiconductor die or electrical components.
In
In some embodiments, a semiconductor device has two packaging levels. First level packaging is a technique for mechanically and electrically attaching the semiconductor die to an intermediate carrier. Second level packaging involves mechanically and electrically attaching the intermediate carrier to the PCB. In other embodiments, a semiconductor device may only have the first level packaging where the die is mechanically and electrically mounted directly to the PCB.
For the purpose of illustration, several types of first level packaging, including wire bond package 56 and flip chip 58, are shown on PCB 52. Additionally, several types of second level packaging, including ball grid array (BGA) 60, bump chip carrier (BCC) 62, dual in-line package (DIP) 64, land grid array (LGA) 66, multi-chip module (MCM) 68, quad flat non-leaded package (QFN) 70, and quad flat package 72, are shown mounted on PCB 52. Depending upon the system requirements, any combination of semiconductor packages, configured with any combination of first and second level packaging styles, as well as other electronic components, can be connected to PCB 52. In some embodiments, electronic device 50 includes a single attached semiconductor package, while other embodiments call for multiple interconnected packages. By combining one or more semiconductor packages over a single substrate, manufacturers can incorporate pre-made components into electronic devices and systems. Because the semiconductor packages include sophisticated functionality, electronic devices can be manufactured using cheaper components and a streamlined manufacturing process. The resulting devices are less likely to fail and less expensive to manufacture resulting in a lower cost for consumers.
Flip chip semiconductor packages and wafer level packages (WLP) are commonly used with integrated circuits (ICs) demanding high speed, high density, and greater pin count. In
BGA 60 is electrically and mechanically connected to PCB 52 with a BGA style second level packaging using interconnects 112. Semiconductor die 58 is electrically connected to conductive signal traces 54 in PCB 52 through interconnects 110, signal lines 114, and interconnects 112. A molding compound or encapsulant 116 is deposited over semiconductor die 58 and carrier 106 to provide physical support and electrical isolation for the device. The flip chip semiconductor device provides a short electrical conduction path from the active devices on semiconductor die 58 to conduction tracks on PCB 52 in order to reduce signal propagation distance, lower capacitance, and improve overall circuit performance.
In another embodiment, active area 108 of semiconductor die 58 is directly mounted facedown to PCB 115, i.e., without an intermediate carrier, as shown in
An electrically conductive bump material is deposited over die bump pad 122 or substrate bump pad 126 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process. The bump material can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution. For example, the bump material can be eutectic Sn/Pb, high-lead solder, or lead-free solder. The bump material is bonded to die bump pad 122 and substrate bump pad 126 using a suitable attachment or bonding process. In one embodiment, the bump material is reflowed by heating the material above its melting point to form interconnect 132. In some applications, interconnect 132 is reflowed a second time to improve electrical contact between die bump pad 122 and substrate bump pad 126. The bump material around the narrow substrate bump pad 126 maintains die placement during reflow. Although interconnect 132 is shown connected to trace line 124 as a bump-on-lead (BOL), the interconnect can also be formed over a bump pad on substrate 130 having an area on the same order or greater than die bump pad 122. An optional underfill material 138 is deposited between semiconductor die 120 and substrate 130.
In high routing density applications, it is desirable to minimize escape pitch of trace lines 124. The escape pitch between trace lines 124 can be reduced by eliminating the solder mask for reflow containment, i.e., by reflowing the bump material without a solder mask. Solder mask 140 may be formed over a portion of substrate 130. However, solder mask 140 is not formed over substrate bump pad 126 of trace line 124 for reflow containment. That is, the portion of trace line 124 designed to mate with the bump material is devoid of any SRO of solder mask 140. Since no SRO is formed around die bump pad 122 or substrate bump pad 126, trace lines 124 can be formed with a finer pitch, i.e., trace lines 124 can be disposed closer together or to nearby structures. Without solder mask 140, the pitch between trace lines 124 is given as P=D+PLT+W/2, wherein D is the base diameter of interconnect 132, PLT is die placement tolerance, and W is the width of the trace line 124. In one embodiment, given a bump base diameter of 100 μm, PLT of 10 μm, and trace line width of 30 μm, the minimum escape pitch of trace line 124 is 125 μm. The solder mask-less bump formation eliminates the need to account for the ligament spacing of solder mask material between adjacent openings, SRT, and minimum resolvable SRO, as found in the prior art.
When the bump material is reflowed without a solder mask to metallurgically and electrically connect die bump pad 122 to substrate bump pad 126, the wetting and surface tension causes the bump material to maintain self-confinement and be retained within the space between die bump pad 122 and substrate bump pad 126 and portion of substrate 130 immediately adjacent to trace line 124 substantially within the footprint of the bump pads.
To achieve the desired self-confinement property, the bump material can be immersed in a flux solution prior to placement on die bump pad 122 or substrate bump pad 126 to selectively render the region contacted by the bump material more wettable than the surrounding area of trace line 124. The molten bump material remains confined substantially within the area defined by the bump pads due to the wettable properties of the flux solution. The bump material does not run-out to the less wettable areas. A thin oxide layer or other insulating layer can be formed over areas where bump material is not intended to make the area less wettable. Hence, solder mask 140 is not needed around die bump pad 122 or substrate bump pad 126.
In another embodiment, a composite interconnect 144 is formed between die bump pad 122 and substrate bump pad 126 to achieve the desired self-confinement of the bump material. Composite interconnect 144 includes a non-fusible base 146 made of Cu, Au, Sn, Ni, and Pb, and a fusible cap 148 made of solder, Sn, or indium, as shown in
An electrically conductive bump material is deposited over die bump pad 152 or substrate bump pad 156 using an evaporation, electrolytic plating, electroless plating, ball drop, or screen printing process. The bump material can be Al, Sn, Ni, Au, Ag, Pb, Bi, Cu, solder, and combinations thereof, with an optional flux solution. For example, the bump material can be eutectic Sn/Pb, high-lead solder, or lead-free solder. The bump material is bonded to die bump pad 152 and substrate bump pad 156 using a suitable attachment or bonding process. In one embodiment, the bump material is reflowed by heating the material above its melting point to form interconnect 162. In some applications, interconnect 162 is reflowed a second time to improve electrical contact between die bump pad 152 and substrate bump pad 156. The bump material around the narrow substrate bump pad 156 maintains die placement during reflow. Although interconnect 162 is shown connected to trace line 154 as BOL, the bump material can also be reflowed over a bump pad on substrate 160 having an area on the same order or greater than die bump pad 152. An optional underfill material 168 is deposited between semiconductor die 150 and substrate 160.
In high routing density applications, it is desirable to minimize escape pitch. In order to reduce the pitch between trace lines 154, the bump material is reflowed without a solder mask. The escape pitch between trace lines 154 can be reduced by eliminating the solder mask for solder reflow containment, i.e., by reflowing the bump material without a solder mask. Solder mask 170 may be formed over a portion of substrate 160. However, solder mask 170 is not formed over substrate bump pad 156 of trace line 154 for solder reflow containment. That is, the portion of trace line 154 designed to mate with the bump material is devoid of an SRO of solder mask 170. Since no SRO is formed around die bump pad 152 or substrate bump pad 156, trace lines 154 can be formed with a finer pitch, i.e., trace lines 154 can be disposed closer to adjacent structures.
Without solder mask 170, the pitch between trace lines 154 is given as P=D/2+PLT+W/2, wherein D is the base diameter of bump 162, PLT is die placement tolerance, and W is the width of the trace line 154. In one embodiment, given a bump diameter of 100 μm, PLT of 10 μm, and trace line width of 30 μm, the minimum escape pitch of trace line 154 is 75 μm. The solder mask-less bump formation eliminates the need to account for the ligament spacing of solder mask material between adjacent openings, SRT, and minimum resolvable SRO, as found in the prior art.
When the bump material is reflowed without a solder mask to metallurgically and electrically connect die bump pad 152 of semiconductor die 150 to substrate bump pad 156 of trace line 154, the wetting and surface tension causes the bump to maintain self-confinement and be retained within the space between die bump pad 152 and substrate bump pad 156 and portion of substrate 160 immediately adjacent to trace line 154 substantially within the footprint of the bump pads.
To achieve the desired self-confinement property, the bump material can be immersed in a flux solution prior to placement on die bump pad 152 or substrate bump pad 156 to selectively render the region contacted by the bump material more wettable than the surrounding area of trace line 154. The molten bump material remains confined substantially within the area defined by the bump pads due to the wettable properties of the flux solution. The bump material does not run-out to the less wettable areas. A thin oxide layer or other insulating layer can be formed over areas where bump material is not intended to make the area less wettable. Hence, solder mask 170 is not needed around die bump pad 152 or substrate bump pad 156.
In another embodiment, a composite interconnect is formed between die bump pad 152 and substrate bump pad 156 to achieve the desired self-confinement of the bump material. The composite interconnect includes a non-fusible base made of Cu, Au, Sn, Ni, or Pb, and a fusible cap made of solder, Sn, or indium, similar to
While one or more embodiments of the present invention have been illustrated in detail, the skilled artisan will appreciate that modifications and adaptations to those embodiments may be made without departing from the scope of the present invention as set forth in the following claims.
Patent | Priority | Assignee | Title |
10242949, | Apr 15 2015 | OSRAM OLED GmbH | Arrangement for spatially limiting a reservoir for a marker material |
Patent | Priority | Assignee | Title |
5186383, | Oct 02 1991 | Freescale Semiconductor, Inc | Method for forming solder bump interconnections to a solder-plated circuit trace |
5378859, | Mar 02 1992 | Casio Computer Co., Ltd. | Film wiring board |
5386624, | Jul 06 1993 | NXP, B V F K A FREESCALE SEMICONDUCTOR, INC | Method for underencapsulating components on circuit supporting substrates |
5434410, | May 29 1992 | L-3 Communications Corporation | Fine-grain pyroelectric detector material and method |
5508561, | Nov 15 1993 | NEC Corporation | Apparatus for forming a double-bump structure used for flip-chip mounting |
5519580, | Sep 09 1994 | Intel Corporation | Method of controlling solder ball size of BGA IC components |
5650595, | May 25 1995 | International Business Machines Corporation | Electronic module with multiple solder dams in soldermask window |
5710071, | Dec 04 1995 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Process for underfilling a flip-chip semiconductor device |
5844782, | Mar 29 1996 | Sony Corporation | Printed wiring board and electronic device using same |
5854514, | Aug 05 1996 | INTERNATIONAL BUISNESS MACHINES CORPORATION; IBM Corporation | Lead-free interconnection for electronic devices |
5869886, | Mar 22 1996 | NEC Corporation | Flip chip semiconductor mounting structure with electrically conductive resin |
5872399, | Apr 01 1996 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Solder ball land metal structure of ball grid semiconductor package |
5889326, | Feb 27 1996 | Godo Kaisha IP Bridge 1 | Structure for bonding semiconductor device to substrate |
5915169, | Dec 22 1995 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Semiconductor chip scale package and method of producing such |
5985456, | Jul 21 1997 | CREATIVE ELECTRON, INC | Carboxyl-containing polyunsaturated fluxing adhesive for attaching integrated circuits |
6049122, | Oct 16 1997 | SHINKO ELECTRIC INDUSTRIES CO , LTD | Flip chip mounting substrate with resin filled between substrate and semiconductor chip |
6109507, | Nov 11 1997 | Fujitsu Limited | Method of forming solder bumps and method of forming preformed solder bumps |
6201305, | Jun 09 2000 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Making solder ball mounting pads on substrates |
6218630, | Jun 30 1997 | FUJIFILM Corporation | Printed circuit board having arrays of lands arranged inside and outside of each other having a reduced terminal-pitch |
6228466, | Apr 11 1997 | Ibiden Co. Ltd. | Printed wiring board and method for manufacturing the same |
6229220, | Jun 27 1995 | International Business Machines Corporation | Bump structure, bump forming method and package connecting body |
6259163, | Dec 25 1997 | LAPIS SEMICONDUCTOR CO , LTD | Bond pad for stress releif between a substrate and an external substrate |
6281450, | Jun 26 1997 | Hitachi Chemical Company, Ltd. | Substrate for mounting semiconductor chips |
6297560, | Oct 31 1996 | Invensas Corporation | Semiconductor flip-chip assembly with pre-applied encapsulating layers |
6324754, | Mar 25 1998 | Tessera, Inc | Method for fabricating microelectronic assemblies |
6329605, | Mar 26 1998 | TESSERA, INC , A CORPORATION OF DELAWARE | Components with conductive solder mask layers |
6335568, | Oct 28 1998 | Seiko Epson Corporation | Semiconductor device and method of fabrication thereof, circuit board, and electronic equipment |
6335571, | Jul 21 1997 | Invensas Corporation | Semiconductor flip-chip package and method for the fabrication thereof |
6383916, | Dec 21 1998 | Qualcomm Incorporated | Top layers of metal for high performance IC's |
6396707, | Dec 03 1999 | Siliconware Precision Industries Co., Ltd. | Ball grid array package |
6409073, | Jul 15 1998 | Fraunhofer-Gesellschaft zur Foerderung der Angewandten Forschung E.V. | Method for transfering solder to a device and/or testing the device |
6441316, | Aug 27 1999 | Mitsubishi Denki Kabushiki Kaisha | Printed-circuit board and a semiconductor module, and a manufacturing process of the semiconductor module |
6448665, | Oct 15 1997 | Kabushiki Kaisha Toshiba | Semiconductor package and manufacturing method thereof |
6458622, | Jul 06 1999 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Stress compensation composition and semiconductor component formed using the stress compensation composition |
6573610, | Jun 02 2000 | Siliconware Precision Industries Co., Ltd. | Substrate of semiconductor package for flip chip package |
6600234, | Feb 03 1999 | AOI ELECTRONICS CO , LTD | Mounting structure having columnar electrodes and a sealing film |
6608388, | Nov 01 2001 | Siliconware Precision Industries Co., Ltd. | Delamination-preventing substrate and semiconductor package with the same |
6660560, | Sep 10 2001 | DELPHI TECHNOLOGIES IP LIMITED | No-flow underfill material and underfill method for flip chip devices |
6678948, | Sep 01 1998 | Robert Bosch GmbH | Method for connecting electronic components to a substrate, and a method for checking such a connection |
6710458, | Oct 13 2000 | SHENZHEN TOREY MICROELECTRONIC TECHNOLOGY CO LTD | Tape for chip on film and semiconductor therewith |
6734557, | Mar 12 2002 | Sharp Kabushiki Kaisha | Semiconductor device |
6774497, | Mar 28 2003 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Flip-chip assembly with thin underfill and thick solder mask |
6780673, | Jun 12 2002 | Texas Instruments Incorporated | Method of forming a semiconductor device package using a plate layer surrounding contact pads |
6780682, | Feb 27 2001 | STATS CHIPPAC, INC | Process for precise encapsulation of flip chip interconnects |
6787918, | Jun 02 2000 | Siliconware Precision Industries Co., Ltd. | Substrate structure of flip chip package |
6809262, | Jun 03 2003 | VIA Technologies, Inc. | Flip chip package carrier |
6818545, | Mar 05 2001 | Qualcomm Incorporated | Low fabrication cost, fine pitch and high reliability solder bump |
6821878, | Feb 27 2003 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Area-array device assembly with pre-applied underfill layers on printed wiring board |
6849944, | May 30 2003 | Texas Instruments Incorporated | Using a supporting structure to control collapse of a die towards a die pad during a reflow process for coupling the die to the die pad |
6870276, | Dec 26 2001 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Apparatus for supporting microelectronic substrates |
6888255, | May 30 2003 | Texas Instruments Incorporated | Built-up bump pad structure and method for same |
6913948, | Nov 10 1999 | International Business Machines Corporation | Partially captured oriented interconnections for BGA packages and a method of forming the interconnections |
7005585, | Sep 02 2002 | Murata Manufacturing Co., Ltd. | Mounting board and electronic device using same |
7005750, | Aug 01 2003 | ASE SHANGHAI INC | Substrate with reinforced contact pad structure |
7049705, | Jul 15 2003 | Advanced Semiconductor Engineering, Inc. | Chip structure |
7057284, | Aug 12 2004 | Texas Instruments Incorporated | Fine pitch low-cost flip chip substrate |
7064435, | Jul 29 2003 | Samsung Electronics Co., Ltd. | Semiconductor package with improved ball land structure |
7098407, | Aug 23 2003 | Samsung Electronics Co., Ltd. | Non-solder mask defined (NSMD) type wiring substrate for ball grid array (BGA) package and method for manufacturing such a wiring substrate |
7102239, | Aug 18 2003 | Siliconware Precision Industries Co., Ltd. | Chip carrier for semiconductor chip |
7173828, | Jul 28 2003 | Siliconware Precision Industries Co., Ltd. | Ground pad structure for preventing solder extrusion and semiconductor package having the ground pad structure |
7224073, | May 18 2004 | UTAC HEADQUARTERS PTE LTD | Substrate for solder joint |
7242099, | Oct 25 2002 | Qualcomm Incorporated | Chip package with multiple chips connected by bumps |
7271484, | Sep 25 2003 | Polaris Innovations Limited | Substrate for producing a soldering connection |
7294929, | Dec 30 2003 | Texas Instruments Incorporated | Solder ball pad structure |
7317245, | Apr 07 2006 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Method for manufacturing a semiconductor device substrate |
7405484, | Sep 30 2003 | Sanyo Electric Co., Ltd. | Semiconductor device containing stacked semiconductor chips and manufacturing method thereof |
7436063, | Oct 04 2004 | ROHM CO , LTD | Packaging substrate and semiconductor device |
7521284, | Mar 05 2007 | Texas Instruments Incorporated | System and method for increased stand-off height in stud bumping process |
7642660, | Dec 17 2002 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Method and apparatus for reducing electrical interconnection fatigue |
7670939, | May 12 2008 | ATI Technologies ULC | Semiconductor chip bump connection apparatus and method |
7671454, | May 12 2006 | SHENZHEN TOREY MICROELECTRONIC TECHNOLOGY CO LTD | Tape carrier, semiconductor apparatus, and semiconductor module apparatus |
7700407, | Nov 10 2003 | STATS CHIPPAC PTE LTE | Method of forming a bump-on-lead flip chip interconnection having higher escape routing density |
7732913, | Feb 03 2006 | Siliconware Precision Industries Co., Ltd. | Semiconductor package substrate |
7750457, | Mar 30 2004 | SHENZHEN TOREY MICROELECTRONIC TECHNOLOGY CO LTD | Semiconductor apparatus, manufacturing method thereof, semiconductor module apparatus using semiconductor apparatus, and wire substrate for semiconductor apparatus |
7790509, | Jun 27 2008 | Texas Instruments Incorporated | Method for fine-pitch, low stress flip-chip interconnect |
7791211, | Oct 19 2007 | Advanced Semiconductor Engineering, Inc. | Flip chip package structure and carrier thereof |
7847399, | Dec 07 2007 | Texas Instruments Incorporated | Semiconductor device having solder-free gold bump contacts for stability in repeated temperature cycles |
7847417, | Dec 22 2005 | Shinko Electric Industries Co., Ltd. | Flip-chip mounting substrate and flip-chip mounting method |
7851928, | Jun 10 2008 | Texas Instruments Incorporated | Semiconductor device having substrate with differentially plated copper and selective solder |
7898083, | Dec 17 2008 | Texas Instruments Incorporated | Method for low stress flip-chip assembly of fine-pitch semiconductor devices |
7902660, | May 24 2006 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Substrate for semiconductor device and manufacturing method thereof |
7902678, | Mar 29 2004 | Godo Kaisha IP Bridge 1 | Semiconductor device and manufacturing method thereof |
7902679, | Mar 05 2001 | Qualcomm Incorporated | Structure and manufacturing method of a chip scale package with low fabrication cost, fine pitch and high reliability solder bump |
7932170, | Jun 23 2008 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Flip chip bump structure and fabrication method |
7947602, | Feb 21 2007 | Texas Instruments Incorporated | Conductive pattern formation method |
7973406, | Apr 03 2008 | STATS CHIPPAC PTE LTE ; STATS CHIPPAC PTE LTD | Bump-on-lead flip chip interconnection |
20010013423, | |||
20020041036, | |||
20030049411, | |||
20040035909, | |||
20040056341, | |||
20040105223, | |||
20040232562, | |||
20050103516, | |||
20050248037, | |||
20060131758, | |||
20060216860, | |||
20060255473, | |||
20070200234, | |||
20080093749, | |||
20080179740, | |||
20080277802, | |||
20090108445, | |||
20090114436, | |||
20090152716, | |||
20090191329, | |||
20090288866, | |||
20090308647, | |||
20100139965, | |||
20110049703, | |||
JP10256307, | |||
JP11145176, | |||
JP11233571, | |||
JP2000031204, | |||
JP2000349194, | |||
JP2001156203, | |||
JP2002270732, | |||
JP2004165283, | |||
JP2004221205, | |||
JP2005109187, | |||
JP200528037, | |||
JP4355933, | |||
JP6503687, | |||
JP9097791, | |||
WO3071842, | |||
WO9306964, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Feb 01 2013 | STATS ChipPAC, Ltd. | (assignment on the face of the patent) | / | |||
Aug 06 2015 | STATS CHIPPAC, INC | CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 036288 | /0748 | |
Mar 29 2016 | STATS ChipPAC Ltd | STATS CHIPPAC PTE LTE | CHANGE OF NAME SEE DOCUMENT FOR DETAILS | 038401 | /0532 | |
Mar 29 2016 | STATS ChipPAC Ltd | STATS CHIPPAC PTE LTD | CORRECTIVE ASSIGNMENT TO CORRECT THE CORRECT THE SPELLING OF ASSIGNEE S NAME FROM STATS CHIPPAC PTE LTE, TO STATS CHIPPAC PTE LTD PREVIOUSLY RECORDED AT REEL: 038401 FRAME: 0532 ASSIGNOR S HEREBY CONFIRMS THE ASSIGNMENT | 064803 | /0109 | |
May 03 2019 | CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT | STATS CHIPPAC, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052850 | /0237 | |
May 03 2019 | CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY AGENT | STATS CHIPPAC PTE LTD FORMERLY KNOWN AS STATS CHIPPAC LTD | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052850 | /0237 |
Date | Maintenance Fee Events |
Mar 27 2015 | M1551: Payment of Maintenance Fee, 4th Year, Large Entity. |
Mar 27 2019 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Mar 27 2023 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Nov 05 2016 | 4 years fee payment window open |
May 05 2017 | 6 months grace period start (w surcharge) |
Nov 05 2017 | patent expiry (for year 4) |
Nov 05 2019 | 2 years to revive unintentionally abandoned end. (for year 4) |
Nov 05 2020 | 8 years fee payment window open |
May 05 2021 | 6 months grace period start (w surcharge) |
Nov 05 2021 | patent expiry (for year 8) |
Nov 05 2023 | 2 years to revive unintentionally abandoned end. (for year 8) |
Nov 05 2024 | 12 years fee payment window open |
May 05 2025 | 6 months grace period start (w surcharge) |
Nov 05 2025 | patent expiry (for year 12) |
Nov 05 2027 | 2 years to revive unintentionally abandoned end. (for year 12) |