An object of the present invention is to provide a display device capable of narrowing the area of the frame. In order to achieve this object, the display device according to the present invention has a substrate having a plurality of arranged display elements and a wiring layer of a power source on the peripheral side; a bank layer for mutually separating the display elements; an electrode layer for covering the plurality of display elements and the bank layer; and a sealing substrate for further covering the electrode layer by joining the peripheral portion of the substrate and the sealing portion circling around the periphery via a joining element such as an adhesive; wherein the periphery of the sealing substrate is positioned inside the periphery of the substrate, and the peripheral portion of the electrode layer is connected to the wiring of the power source within the sealing portion.

Patent
   RE44902
Priority
Jan 16 2002
Filed
Jul 10 2012
Issued
May 20 2014
Expiry
Jan 14 2023
Assg.orig
Entity
Large
6
58
all paid
0. 14. A display device, comprising:
a substrate that has a first side and a second side opposite to the first side constituting an outline of the substrate;
a transistor disposed above a first plane of the substrate;
an insulating film disposed so as to cover the transistor;
a plurality of first electrodes disposed above the insulating film;
a second electrode arranged above the plurality of first electrodes;
a light-emitting layer arranged between at least one of the plurality of first electrodes and the second electrode;
a first conductive film disposed between the second electrode and the first plane, the first conductive film being electrically connected to the second electrode; and
a second conductive film disposed between the first conductive film and the first plane, the second conductive film being electrically connected to the first conductive film,
the first conductive film being disposed between the first side and the plurality of first electrodes,
the first conductive film having a first edge positioned between the first side and the plurality of first electrodes and a second edge positioned between the first edge and the first side in a first cross-section of the display device, the first cross section intersecting with the first side, the second side and the first conductive film,
the first conductive film having a second plane and a third plane, the second plane being disposed between the first plane and the third plane, the second plane being in contact with the second conductive film at the second edge.
0. 28. A display device, comprising:
a substrate that has a first side and a second side opposite to the first side constituting an outline of the substrate;
a transistor disposed above a first plane of the substrate;
a first insulating film that covers a source electrode or a drain electrode of the transistor;
a plurality of first electrodes disposed above the first insulating film;
a second electrode arranged above the plurality of first electrodes;
a light-emitting layer arranged between at least one of the plurality of first electrodes and the second electrode;
a first conductive film disposed between the second electrode and the first plane, the first conductive film being electrically connected to the second electrode; and
a second conductive film disposed between the first conductive film and the first plane, the second conductive film being electrically connected to the first conductive film,
the first conductive film being disposed between the first side and the plurality of first electrodes,
the first conductive film having a first edge positioned between the first side and the plurality of first electrodes and a second edge positioned between the first edge and the first side in a first cross-section of the display device, the first cross section intersecting with the first side, the second side and the first conductive film,
the first conductive film having a second plane and a third plane, the second plane being disposed between the first plane and the third plane, the second plane not being in contact with the first insulating film except for at the second edge.
0. 30. A display device, comprising:
a substrate that has a first side and a second side opposite to the first side constituting an outline of the substrate;
a transistor disposed above a first plane of the substrate;
a first insulating film disposed above a source electrode or a drain electrode of the transistor, the first insulating film having a fourth plane and a fifth plane, the fourth plane being disposed between the first plane and the fifth plane;
a plurality of first electrodes disposed above the first insulating film;
a second electrode arranged above the plurality of first electrodes;
a light-emitting layer arranged between at least one of the plurality of first electrodes and the second electrode;
a first conductive film disposed between the second electrode and the first plane, the first conductive film being electrically connected to the second electrode; and
a second conductive film disposed between the first conductive film and the first plane, the second conductive film being electrically connected to the first conductive film,
the first conductive film being disposed between the first side and the plurality of first electrodes,
the first conductive film having a first edge positioned between the first side and the plurality of first electrodes and a second edge positioned between the first edge and the first side in a first cross-section of the display device, the first cross section intersecting with the first side, the second side and the first conductive film,
the first conductive film having a second plane and a third plane, the second plane being disposed between the first plane and the third plane, the second plane not being in contact with the fifth plane at the second edge.
0. 1. A display device, comprising:
a substrate including a plurality of display elements, a bank layer that separates each of the display elements, and a wiring layer;
a common electrode layer that is spread out to the periphery of the substrate and covers said plurality of display elements and said bank layer; and
a multilayer thin film for covering the substrate,
wherein a flat peripheral portion of the common electrode layer is laminated to a flat top face of the wiring layer through laminated flat conductive films which form a linear electrical connection area in plane, and the connection area is continuously positioned outside of the bank layer along sides of the substrate where a wiring tape is not connected, and the multilayer thin film extends beyond the connection area of the common electrode layer and the wiring layer.
0. 2. The display device according to claim 1, wherein at least one thin film among the multilayer thin film has gas barrier properties or anti-environmental properties.
0. 3. The display device according to claim 1, wherein the substrate is a square substrate, and the common electrode layer and the wiring layer are connected at one side of the substrate by laminating the common electrode layer and the wiring layer together using the laminated flat conductive films.
0. 4. The display device according to claim 1, wherein the substrate is a square substrate, and the common electrode layer and the wiring layer are connected at two sides of the substrate by laminating the common electrode layer and the wiring layer together using the laminated flat conductive films.
0. 5. The display device according to claim 1, wherein the substrate is a square substrate, and the common electrode layer and the wiring layer are connected at three sides of the substrate by laminating the common electrode layer and the wiring layer together using the laminated flat conductive films.
0. 6. The display device according to claim 1, wherein the multilayer thin film includes an inorganic layer.
0. 7. The display device according to claim 6, wherein the inorganic layer is made of a material selected from SiO2, SiN and SiON.
0. 8. The display device according to claim 1, wherein the multilayer thin film includes an organic layer.
0. 9. The display device according to claim 8, wherein the organic layer includes fluoric macromolecules.
0. 10. The display device according to claim 8, wherein the organic layer is made of a material selected from polyethylene, polystyrene and polypropylene.
0. 11. The display device according to claim 1, wherein the multilayer thin film is formed by laminating an organic layer/inorganic layer/organic layer.
0. 12. The display device according to claim 1, wherein the multilayer thin film is formed by laminating an inorganic layer/organic layer/inorganic layer.
0. 13. A manufacturing method of a display device, comprising:
a step of forming at least a wiring layer at a part of the periphery of a substrate to which an electrical circuit is to be formed;
a step of forming an element separation layer comprising a plurality of grooves for mutually separating a plurality of display elements excluding an area over the wiring layer of the substrate;
a step of forming said display elements to each of the plurality of grooves of the element separation layer;
a step of forming a common electrode layer on the plurality of display elements, the element separation layer, and the wiring layer, respectively; and
a sealing step of directly forming a multilayer thin film above the common electrode layer and the substrate;
wherein a flat peripheral portion of the common electrode layer is laminated to a flat top face of the wiring layer through laminated flat conductive films which form a linear electrical connection area in plane; and the connection area is continuously positioned outside of the element separation layer along sides of the substrate where a wiring tape is not connected, and the multilayer thin film extends beyond the connection area.
0. 15. The display device as set forth in claim 14,
the first conductive film being formed in a first layer in which the plurality of first electrodes are formed.
0. 16. The display device as set forth in claim 14,
the first conductive film containing a first material contained in the plurality of first electrodes.
0. 17. The display device as set forth in claim 14,
the second conductive film being formed in a second layer in which a source electrode or a drain electrode of the transistor is formed.
0. 18. The display device as set forth in claim 14,
the second conductive film containing a second material contained in a source electrode or a drain electrode of the transistor.
0. 19. The display device as set forth in claim 14,
the second conductive film containing aluminum.
0. 20. The display device as set forth in claim 14,
a wiring being disposed between the first plane and the second conductive film,
the second conductive film being electrically connected to the wiring, and
at least a part of the wiring extending along the first side.
0. 21. The display device as set forth in claim 20,
the wiring being disposed in a third layer in which a gate electrode of the transistor is formed.
0. 22. The display device as set forth in claim 20,
the wiring containing a third material included in a gate electrode of the transistor.
0. 23. The display device as set forth in claim 14, further comprising:
a bank that is disposed above the first plane, the bank being disposed between one first electrode of the plurality of first electrodes and another first electrode of the plurality of first electrodes adjacent to the one first electrode.
0. 24. The display device as set forth in claim 14, further comprising:
a sealing member arranged above the second electrode,
the sealing member being a flat sealing substrate; and
the sealing substrate joining to the substrate via an adhesive disposed between the sealing member and the first plane.
0. 25. The display device as set forth in claim 24,
the sealing member including a sealing portion protruding so as to surround an outline of the sealing member.
0. 26. The display device as set forth in claim 25,
the sealing member including a plurality of thin films.
0. 27. An electronic device, comprising:
the display device as set forth in claim 14.
0. 29. The display device as set forth in claim 28,
the first insulating film contacting the source electrode or the drain electrode.
0. 31. The display device as set forth in claim 30,
the source electrode or the drain electrode contacting the first insulating film.
0. 32. The display device as set forth in claim 30,
the second conductive film containing a second material contained in a source electrode or a drain electrode of the transistor.
0. 33. An electronic device, comprising:
the display device as set forth in claim 30.
0. 34. The display device as set forth in claim 14,
the first conductive film being disposed between the second side and the plurality of first electrodes.
0. 35. The display device as set forth in claim 28,
the first conductive film being disposed between the second side and the plurality of first electrodes.
0. 36. The display device as set forth in claim 30,
the first conductive film being disposed between the second side and the plurality of first electrodes.

As shown in FIG. 2, the ITO film 121 has a first edge 121a and a second edge 121b. Further, the ITO film 121 has a second plane 121c and a third plane 121d. In addition, the second interlayer insulation film 111 has a fourth plane 111a and a fifth plane 111b. Similarly, the first interlayer insulation film 110 has planes at an upper surface and a lower surface.

As shown in FIG. 3, the data line of the substrate 100 is connected to the electrode 121 of the substrate end, and connected to a wiring tape 402 via an anisotropic conductive film 303. The data driver IC 401 for driving the respective data lines is bonded in the middle of this wiring tape. A part of the negative electrode 123 is also placed into the sealing portion 202 at the lower part of the substrate 100.

FIG. 4 shows a general joining example (comparative example) of the TFT substrate 100 and the sealing substrate 200. In FIG. 4, the components corresponding to those illustrated in FIG. 2 are given the same reference numerals, and the explanation of such components is omitted.

In this example, a mounting margin a upon mounting the sealing substrate 200 on the TFT substrate 100 and a margin d of the adhesive 301 for preventing the infiltration of gas and securing reliability of sealing are secured outside the connection area c of the negative electrode 123 and the substrate wiring 107. The distance from the end of the TFT substrate 100 to the connection area c is mounting margin a+margin d of adhesive 301+connection area c. With this structure, the dimension of the non-display area at the periphery of the display device 1 is large.

Contrarily, with the structure of the first embodiment depicted in FIG. 2, the negative electrode 123 or the connection area c of the negative electrode 123 and the wiring 107 is placed into the lower part area (width d) of the sealing portion 202. The distance from the end of the TFT substrate 100 to the connection area is mounting margin a+margin d of adhesive 301. Margin d of the adhesive 301 will be approximately b+c, and the dimension of the non-display area will be reduced in an amount corresponding to the margin c of the wiring connection portion.

Moreover, with the structure of the first embodiment, the lower part area of the sealing portion 202 is formed, as shown in FIG. 5(a), to be practically flat, or such that the unevenness does not change. In FIG. 5(a) and FIG. 5(b), the components corresponding to those illustrated in FIG. 2 are given the same reference numerals, and the explanation of such components is omitted.

In FIG. 5(a) and FIG. 5(b), x represents the connection width of the power source wiring 107 and the common electrode film 123, y represents the misalignment between the power source wiring 107 and the common electrode film 123, and z represents the sealing margin under the sealing area at the periphery of the foregoing connection area.

As illustrated in these diagrams, the power source wiring 107 of the TFT substrate 100 at the lower part area of the sealing portion 202 is formed to be relatively broad and flat. The power source wiring 107 is, as shown in FIG. 1, disposed at the periphery of the substrate 100 so as not to intersect with other wirings. Thereby, the generation of unevenness arising from the intersecting of wirings is avoided as much as possible, and the power source wiring 107 is formed to be flat. The aluminum film 112 and ITO film 121 are formed flatly thereon and aluminum of the common electrode film 123 is further deposited on the flat face 1 of these conductive films in order to realize electrical connection with the negative electrode of the light emitting element 120. The top face (insulation film 111) m of the substrate 100 at the peripheral side of this connection area is also formed to be flat.

Preferably, as shown in FIG. 5(a), the misalignment y between the power source wiring 107 and the common electrode film 123 is made to be 0. Thereby, the width of the power source wiring 107 and the connection width of the common electrode 123 are coincided to minimize wiring resistance, and, as a result, the waste of measurement in the width direction can be avoided.

As described above, the conductive portion (vertical conductive portion) x of the power source wiring film 107 and the common electrode 123 is formed to be flat, and the sealing area z of the periphery thereof is also made to be a flat area. Vertical conduction is carried out with certainty, unevenness of the film end portion after forming the common electrode film 123 is evenly formed, and height of the vertical conductive portion is aligned at the TFT substrate 100 side so as to prevent the sealing conditions from changing in the vertical conductive area portion. Further, by securing a flat portion z at the peripheral portion z of the vertical conductive portion x, the stress applied to the sealing portion from can sealing can be made uniform.

FIG. 6(a) to FIG. 6(d) are process charts for explaining the manufacturing process of the display device 1 according to the first embodiment.

Foremost, as shown in FIG. 6(a), the TFT substrate 100 is formed. In other words, a silicon nitride film is deposited on the glass substrate 101 with the CVD method in order to form the protective film 102. Silicon is deposited thereon with the CVD method. Further, low-concentration impurities are injected therein, and thermal processing of laser annealing is performed thereto in order to form the polysilicon film 103. Pattering is performed to this polysilicon film 103 in order to form the TFT area 130. The gate insulation film 104 formed from oxidized silicon is deposited thereon with the CVD method. Aluminum is deposited thereon with the sputtering method and patterning is performed thereto in order to form organic EL driving power source wiring films 105 and 106, the organic EL negative electrode wiring layer 107, and the gate wiring film 108 of the TFT 130. Next, a mask is used to inject high-concentration ion into the source drain area of the TFT area 103, and the impurities are activated with thermal processing. Further, oxidized silicon is deposited thereon with the CVD method in order to form the first interlayer insulation film 110. A contact hole mask is used to perform anisotropic etching to this interlayer insulation film 110 in order to open a contact hole in the source drain area of the TFT area 103. Next, aluminum is deposited thereon and pattering is performed thereto in order to from the source drain electrode 109 and the connection electrode 112.

Next, as shown in FIG. 6(b), oxidized silicon is deposited thereon in order to form the second interlayer insulation film 111. Etching is performed to the interlayer insulation film 111 on the wiring film 107 in order to expose the aluminum film 112. ITO is deposited thereon with the sputtering method, and pattering is performed thereto in order to form the positive electrode 121 of the light emitting element 120. Moreover, the ITO film 121 is also deposited on the aluminum film 112 on the wiring film 107 in order to adjust the film thickness of the connection area and to prevent oxidization of the aluminum surface.

As shown in FIG. 6(c), a photosensitive organic resin film is applied with the spin coating method, and pattering is performed thereto in order to form the bank layer 113 in which the positive electrode (ITO) 121 of the light emitting element is exposed at the bottom part of the groove. This bank layer 113 separates the respective light emitting elements. Next, the EL layer 122 is formed on the positive electrode 121 with the inkjet method. The EL layer 122 is structured, for example, from a light emitting layer, electron transport layer, electron injection layer, hole injection layer, hole transport layer, and so on. Calcium 123a, for instance, is patterned on these light emitting elements 120 with vacuum deposition, and patterning is further performed thereto by evaporating the aluminum 123b. Calcium 123a and aluminum 123b structure the negative electrode (common electrode) 123 of the light emitting element 120. By making the negative electrode 123 a two-layer structure covered with the lower layer calcium layer 123a and the upper layer aluminum layer 123b, infiltration of moisture to the calcium film 123a is prevented (securement of gas barrier properties). The aluminum film 123b is spread out to the periphery of the substrate 101 as the common electrode 123, and is connected to the wiring film 107 via the ITO film 121 and the aluminum film 112 at the margin c of the wiring connection portion (c.f. FIG. 2).

Next, as shown in FIG. 6(d), an adhesive or sealant 301 is applied to the portion including the wiring film 107 at the periphery of the TFT substrate 100, and the sealing substrate 200 having an inverted concave shape with protrusions 202 at the periphery thereof is bonded under an inert gas atmosphere such as nitrogen gas. A drying agent is disposed inside the sealing substrate 200, and adsorbs the moisture or oxygen infiltrating inside. As the adhesive, preferably used is an insulation material that does not permeate oxygen or moisture, and photo-curing resin or thermosetting resin may be used. For example, epoxy resin or acrylate resin may be used.

The display device is formed as described above.

The second embodiment is illustrated in FIG. 7 and FIG. 8. In these diagrams, the components corresponding to those illustrated in FIG. 2 and FIG. 3 are given the same reference numerals, and the explanation of such components is omitted.

In the present embodiment, a flat substrate is used as the sealing substrate 200. As the sealing substrate 200, preferably employed may be a glass plate, aluminum plate, stainless plate, acryl plate, ceramic plate, and so on. The adhesive 301 is used to fill the entire gap between the TFT substrate 100 and the sealing substrate 200 so as to join (bond) the two substrates. Even in this case also, the width of margins b+c necessary in securing the reliability of sealing described above including the connection area of the negative electrode 123 and the wiring film 107 of the substrate is secured, and the bank layer 113 is positioned to be inside the connection area of the negative electrode 123 and the wiring film 107 of the substrate. Thereby, the frame width can be narrowed, and, infiltration of gas into the bank layer 113 can be prevented as a result of placing the resin film 113, which has relatively high moisture permeability, away from the adhesive 301.

FIG. 9(a) to FIG. 9(d) are process charts for explaining the manufacturing process of the display device 1 according to the second embodiment. In these diagrams, the components corresponding to those illustrated in FIG. 6 are given the same reference numerals, and the explanation of such components is omitted.

In this display device also, the processes of FIG. 9(a) to FIG. 9(c) are similarly conducted as with FIG. 6(a) to FIG. 6(c).

As shown in FIG. 9(c), after the TFT substrate 100 is formed, the adhesive 301 is applied to the top face of the TFT substrate 100 with the spin coating method, ink-jet method or transcription roller to achieve a suitable film thickness. The sealing substrate 200 is bonded on top of this adhesive film while being aligned with the TFT substrate 100.

Moreover, the adhesive 301 may also be applied to the sealing substrate 200 for bonding with the TFT substrate 100. Further, after aligning the sealing substrate 200 and the TFT substrate 100, an adhesive may be infiltrated inside from the peripheral gaps with the capillary phenomenon.

The third embodiment is illustrated in FIG. 10 and FIG. 11. In these diagrams, the components corresponding to those illustrated in FIG. 2 and FIG. 3 are given the same reference numerals, and the explanation of such components is omitted.

In the present embodiment, a multilayer thin film 210 is formed instead of the sealing substrate 200. For example, Japanese Patent Laid-Open Publication No. 2000-223264 proposes a laminate film of an inorganic passivation sealing film and resin sealing film as the sealing film. The multilayer thin film 210 is formed on the TFT substrate 100, and covers the negative electrode 123 in its entirety. The multilayer thin film may adopt the various structures; for instance, the structure of an organic layer/inorganic layer/organic layer, or inorganic layer/organic layer/inorganic layer, and so on. As the inorganic material, for example, ceramic materials such as SiO2, SiN and SiON may be used, and, as the organic resin material, general hydrocarbon macromolecules such as polyethylene, polystyrene and polypropylene may be used. Moreover, this may also be fluoric macromolecules. The polymer materials themselves may be disposed, or precursors or monomers may be applied on the substrate for curing. The negative electrode 123 is connected to the power source wiring 107 at the end side of the substrate 100. Even in this case also, the width of margins b+c necessary in securing the reliability of sealing described above including the connection area of the negative electrode 123 and the wiring film 107 of the substrate is secured, and the bank layer 113 is positioned to be inside the connection area of the negative electrode 123 and the wiring film 107 of the substrate. Thereby, the frame can be narrowed.

FIG. 12(a) to FIG. 12(d) are process charts for explaining the manufacturing process of the display device 1 according to the third embodiment. In these diagrams, the components corresponding to those illustrated in FIG. 6 are given the same reference numerals, and the explanation of such components is omitted.

In this display device also, the processes of FIG. 12(a) to FIG. 12(c) are similarly conducted as with FIG. 6(a) to FIG. 6(c).

As shown in FIG. 12(c), after the TFT substrate 100 is formed, as shown in FIG. 12(d), a highly airtight protective film 210 is used to cover the TFT substrate 100 so as to prevent the negative electrode 123 from being exposed to the outside air, and patterning is performed to the periphery thereof in order to enable separation of the substrate. The protective film 210 is preferably a multilayer thin film. As described above, the multilayer thin film may be formed by laminating an organic layer/inorganic layer/organic layer, or inorganic layer/organic layer/inorganic layer, and so on. As the inorganic material, for example, ceramic materials such as SiO2, SiN and SiON may be used, and, as the organic resin material, general hydrocarbon macromolecules such as polyethylene, polystyrene and polypropylene may be used. Moreover, this may also be fluoric macromolecules. The polymer materials themselves may be disposed, or precursors or monomers may be applied on the substrate for curing.

FIG. 13 illustrates the fourth embodiment of the present invention. In the present embodiment, an example is illustrated where dummy pixels are further added to the display area of the display device of the foregoing first to third embodiments.

Gas infiltrated inside the display device will penetrate within the film and affect the display area from the display elements on the peripheral side. Thus, by providing in advance dummy pixels that are not used in image display at the periphery of the display area, influence of the infiltrated gas to the screen display is alleviated. Moreover, as a result of providing dummy pixels at the periphery of the display area, the applied film can be formed evenly when a luminous material is applied with the inkjet method. In other words, with the inkjet method, minute ink (material) droplets are discharged from the nozzle, and, after the start of such discharge, time is required for the discharged rate to become stable. As a result of stabilizing the discharge rate at the dummy pixel portion, the coating film of the respective light emitting elements can be made uniform.

Moreover, the mask deposition method may also be employed instead of the inkjet method for forming the luminous body. Further, the inkjet method and mask deposition method may be used in combination.

FIG. 14 to FIG. 17 illustrate yet other embodiments of the present invention. In the respective diagrams, the components corresponding to those illustrated in FIG. 1 are given the same reference numerals, and the explanation of such components is omitted.

In these embodiments, although the TFT substrate and the sealing substrate are placed together and sealed at the periphery of the substrates, one or more sides, or all of the sides of the periphery of the TFT substrate are narrowed.

With the embodiment illustrated in FIG. 1 and FIG. 2, as shown in FIG. 14, the power source wiring 107 and the common electrode (negative electrode) 123 are connected at the three sides (upper side, left side, right side) of the square (polygonal) substrate 100, narrowing of the frame is sought by sealing the outside areas thereof, and the driver IC (external circuit) is connected with the wiring tape 402 at one side (lower side). According to this structure, wiring resistance can be reduced up to the common electrode 123 with the connection at three sides, and, since one side can be dedicated to connection with the external circuit, the frame of the overall display device module can be narrowed in a well-balanced manner.

With the embodiment illustrated in FIG. 15, the power source wiring 107 and the common electrode (negative electrode) 123 are connected at one side (lower side) of the substrate 100, and sealing is performed at the outside area thereof. In this example, since the common electrode 123 and the wiring film 107 are connected at only one side, it is difficult to narrow the frame since a sufficient conductive area (vertical conductive area) must be secured between the common electrode 123 and the wiring film 107 with this one side. Nevertheless, since the wiring with the common electrode 123 will no longer be necessary at the other three sides, the frame portion of such three sides can be narrowed significantly. This kind of structure is effective in cases as with a display device of a portable telephone wherein the module may be elongated in a certain direction, but is restricted in other directions.

With the embodiment illustrated in FIG. 16, the common electrode 123 and the wiring film 107 are connected at two sides (left side and right side) of the substrate 100, and sealing is performed respectively to the outside areas thereof. When providing the wiring tape 402 to either side (upper side and lower side) facing each other, respectively, in order to install an external circuit, for instance, this is effective when driving the odd number lines from the top and driving the even number lines from the bottom, and a large capacity (large screen) display is enabled by mounting numerous driver ICs. Moreover, with this structure, the reduction of wiring resistance comparable with the case of connecting the common electrode 123 and the wiring film 107 at three sides as depicted in FIG. 14 may be sought.

With the embodiment illustrated in FIG. 17, the common electrode 123 and the wiring film 107 are connected at four sides (upper side, lower side, left side, right side) of the substrate 100, and sealing is performed respectively to the outside areas thereof. Then, a pullout wiring is formed via the insulation film at the lower part of the wiring for seeking conductivity between the common electrode 123 and the wiring film 107 with the multilayer wiring film, and this wiring is connected with an external circuit. Moreover, the conductive area for connecting the common electrode 123 and the wiring film 107 may be separated into a plurality of blocks, and a pullout wiring may be disposed between the mutual blocks. According to this kind of structure, sufficient reduction of wiring resistance required for realizing a large-size high resolution display can be attained.

As described above, according to the respective embodiments of the present invention, since the display device is assembled such that the connection area (c) of the common electrode (negative electrode) 123 and the substrate wiring 107 is included within the sealing margin (b+c), the frame area of the display unit can be reduced.

Moreover, since the bank layer 113 is positioned to be further inside the substrate than the connection area (c) of the common electrode 123 and the substrate wiring 107, it is possible to prevent gas from directly penetrating within the bank layer 113 from the connection portion (b+c) of the substrate 100 and the sealing substrate (or sealing film) 200. Thereby, influence on the light emitting element 120 will be minimal even upon employing a resin (such as a photoresist), which can be processed easily, as the bank layer 113.

Moreover, as a result of placing the calcium electrode 123a away from the connection area (c) of the electrode 123a and the substrate wiring 107, erosion of the calcium electrode 123a due to infiltration of oxygen or water vapor gas can be prevented.

Next, electronic devices comprising the display device according to the present invention are described below. The present invention, however, shall in no way be limited to these exemplifications.

<Mobile Computer>

Foremost, an example employing the display device pertaining to the foregoing embodiments in a mobile personal computer is explained. FIG. 18 is a perspective view showing the structure of this personal computer. In FIG. 18, the personal computer 1100 is structured from a main body 1104 comprising a keyboard 1102, and a display device unit comprising the foregoing display device 1106.

<Portable Phone>

Next, an example of employing the display device pertaining to the foregoing embodiments in the display unit of a portable telephone is explained. FIG. 19 is a perspective view showing the structure of this portable telephone. In FIG. 19, the portable telephone 1200 comprises a plurality of operation buttons 1202, an earpiece 1206, a mouthpiece 1024, and the foregoing display device 1208.

<Digital Still Camera>

An example of employing the display device pertaining to the foregoing embodiments in the finder of a digital still camera is now explained. FIG. 20 is a perspective view showing the structure of this digital still camera, and also briefly shows the connection with external equipment.

Whereas an ordinary camera exposes the film with the optical image of the photographic subject, the digital still camera 1300 generates image signals by performing photoelectric conversion to the optical image of the photographic subject with visual elements of a CCD (Charge Coupled Device) or the like. The foregoing display device 1304 is provided to the back face of the case 1302 of this digital still camera 1300, and is structured to conduct display based on the visual signals from the CCD. Thus, the display device 1304 functions as a finder for displaying the photographic subject. Moreover, a light receiving unit including the likes of an optical lens or CCD is provided to the observation side of the case 1302.

When the photographer confirms the image of the photographic subject displayed on the display device 1304 and presses the shutter button 1308, the visual signal of the CCD at such moment is transmitted to and stored in the memory of the circuit substrate 1310. Moreover, this digital still camera 1300 also comprises a video signal output terminal 1312 and a data transmission I/O terminal 1314 at the side face of the case 1302. And, as illustrated in FIG. 20, a television monitor 1330 is connected to the video signal output terminal 1312 and a personal computer 1340 is connected to the data transmission I/O terminal 1314, respectively, as necessary. Further, pursuant to prescribed operations, the structure is such that the visual signal stored in the memory of the circuit substrate 1308 is output to the television monitor 1330 or the computer 1340.

<Electronic Book>

FIG. 21 is a perspective view showing the structure of an electronic book as an example of the electronic device according to the present invention. In FIG. 21, reference numeral 1400 represents the electronic book. The electronic book 1400 comprises a book-shaped frame 1402 and a cover 1403 capable of opening and closing this frame 1402. A display device 1404 is provided to the frame 1402 in a state where its display face is exposed to the surface thereof, and, an operation unit 1405 is also provided thereto. A controller, counter, memory and so on are built in the frame 1402. In the present embodiment, the display device 1404 comprises a pixel portion to which display elements are disposed and an integrated peripheral circuit that is provided integrally with such pixel portion. The peripheral circuit comprises a decoder scan driver and data driver.

Moreover, as the electronic device, in addition to the personal computer of FIG. 18, the portable telephone of FIG. 19, the digital still camera of FIG. 20 and the electronic book of FIG. 21, electronic paper, liquid crystal televisions, view-finding or monitor-viewing video tape recorders, car navigation devices, pagers, electronic notebooks, calculators, word processors, workstations, television phones, OS terminals, devices comprising a touch panel and so on also apply. And, the foregoing display device may be employed as the display unit of the respective electronic devices described above.

The display device according to the present invention is not limited to the organic EL display device of the embodiments. Moreover, the substrate is not limited to the TFT substrate of the embodiments. In addition to an active substrate, the present invention can also be employed in a passive substrate.

Moreover, although an adhesive was used as the joining means in the embodiments, it is not limited thereto. Other methods, for instance, joining with supersonic waves or lasers may also be employed.

As described above, according to the display device of the present invention, it is preferable in that the width of the frame, which is the non-display area at the periphery of the display area, can be narrowed.

Yokoyama, Osamu, Kobayashi, Hidekazu, Matsueda, Yojiro

Patent Priority Assignee Title
10658433, Aug 19 2013 Semiconductor Energy Laboratory Co., Ltd. Display device
11502146, Mar 28 2018 Sharp Kabushiki Kaisha Display device with frame region including metal layers across slit
11508787, Aug 19 2013 Semiconductor Energy Laboratory Co., Ltd. Display device
8936952, Jun 25 2010 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
9799682, Jun 25 2010 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
9799716, Dec 17 2008 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and electronic device
Patent Priority Assignee Title
5882761, Nov 24 1995 Pioneer Electronic Corporation; Tohoku Pioneer Electronic Corporation Organic EL element
6284342, Jun 12 1998 TDK Corporation Organic EL display assembly
6303963, Dec 03 1998 SEMICONDUCTOR ENERGY LABORATORY CO , LTD Electro-optical device and semiconductor circuit
6359606, Aug 29 1997 Intellectual Keystone Technology LLC Active matrix display
6373453, Aug 21 1997 Intellectual Keystone Technology LLC Active matrix display
6424326, Jan 11 2000 SEMICONDUCTOR ENERGY LABORATORY CO , LTD Semiconductor display device having a display portion and a sensor portion
6504244, Feb 02 2000 Renesas Electronics Corporation Semiconductor device and semiconductor module using the same
6531815, Oct 01 1999 SANYO ELECTRIC CO , LTD Line structure in electroluminescence display device
6597111, Nov 27 2001 UNIVERSAL DISPLAY CORPORATION Protected organic optoelectronic devices
6605826, Aug 18 2000 Semiconductor Energy Laboratory Co., Ltd. Light-emitting device and display device
6623861, Apr 16 2001 SAMSUNG DISPLAY CO , LTD Multilayer plastic substrates
6633121, Jan 31 2000 IDEMITSU KOSAN CO , LTD Organic electroluminescence display device and method of manufacturing same
6680577, Nov 29 1999 Semiconductor Energy Laboratory Co., Ltd. EL display device and electronic apparatus
6706544, Apr 19 2000 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and fabricating method thereof
6720203, Apr 28 1999 LG Chem, Ltd Flexible organic electronic device with improved resistance to oxygen and moisture degradation
6734839, Aug 29 1997 Intellectual Keystone Technology LLC Active matrix display device
6833668, Sep 29 1999 SANYO ELECTRIC CO , LTD Electroluminescence display device having a desiccant
6836070, Nov 27 2001 Innolux Corporation Organic electro-luminescent display and method of sealing the same
6847163, Oct 29 1999 Semiconductor Energy Laboratory Co., Ltd. Self light-emitting device using an inert gas
6849877, Jun 20 2001 SEMICONDUCTOR ENERGY LABORATORY CO , LTD Light emitting device and method of manufacturing the same
6861710, Dec 27 2001 Semiconductor Energy Laboratory Co., Ltd. Light emitting device and method of manufacturing the same
6864629, Jan 29 1999 Pioneer Corporation Organic electroluminescence (EL) cell that prevents moisture from deteriorating light-emitting characteristics and a method for producing the same
6867541, Oct 01 1999 SANYO ELECTRIC CO , LTD Line structure in electroluminescence display device
6888305, Nov 06 2001 UNIVERSAL DISPLAY CORPORATION Encapsulation structure that acts as a multilayer mirror
6900590, Oct 17 2000 SAMSUNG DISPLAY CO , LTD Organic electroluminescent device having non-continuous metal auxiliary electrodes
6911773, Dec 18 2001 ELEMENT CAPITAL COMMERCIAL COMPANY PTE LTD Display apparatus, electric device, and manufacturing method of display apparatus
6961111, Sep 08 1999 JAPAN DISPLAY CENTRAL INC Display device and method of producing same
7061186, Nov 29 1999 Semiconductor Energy Laboratory Co., Ltd. EL display device and electronic apparatus
7317282, Oct 29 1999 Semiconductor Energy Laboratory Co., Ltd. Self light-emitting device
8110983, Oct 29 1999 Semiconductor Energy Laboratory Co., Ltd. Self light emitting device
20010050373,
20020075207,
20030127651,
20030137242,
20030164497,
20030206144,
20120161160,
JP10048654,
JP10198285,
JP11074073,
JP1165487,
JP2000173766,
JP2000223264,
JP2000242194,
JP2000357584,
JP2001102169,
JP2001125509,
JP2001154218,
JP2001189190,
JP2001195026,
JP2001196164,
JP2001222237,
JP2001222240,
JP2001343933,
JP2002141171,
JP2135694,
JP4278983,
WO158221,
///
Executed onAssignorAssigneeConveyanceFrameReelDoc
Jul 10 2012Seiko Epson Corporation(assignment on the face of the patent)
Oct 12 2018Seiko Epson CorporationEL TECHNOLOGY FUSION GODO KAISHAASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0479980879 pdf
Dec 28 2021EL TECHNOLOGY FUSION GODO KAISHAELEMENT CAPITAL COMMERCIAL COMPANY PTE LTD ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS 0599120458 pdf
Date Maintenance Fee Events
Aug 13 2014M1552: Payment of Maintenance Fee, 8th Year, Large Entity.
Aug 30 2018M1553: Payment of Maintenance Fee, 12th Year, Large Entity.


Date Maintenance Schedule
May 20 20174 years fee payment window open
Nov 20 20176 months grace period start (w surcharge)
May 20 2018patent expiry (for year 4)
May 20 20202 years to revive unintentionally abandoned end. (for year 4)
May 20 20218 years fee payment window open
Nov 20 20216 months grace period start (w surcharge)
May 20 2022patent expiry (for year 8)
May 20 20242 years to revive unintentionally abandoned end. (for year 8)
May 20 202512 years fee payment window open
Nov 20 20256 months grace period start (w surcharge)
May 20 2026patent expiry (for year 12)
May 20 20282 years to revive unintentionally abandoned end. (for year 12)