Provided are a semiconductor laser diode and a method of manufacturing the same. The semiconductor laser diode includes a lower cladding layer disposed on a substrate; a ridge including an optical waveguide layer, an active layer, an upper cladding layer, and an ohmic contact layer, which are sequentially stacked on the lower cladding layer, and having a predetermined width, which is obtained by performing a channel etching process on both sides of the ridge; an oxide layer disposed on surfaces of the upper and lower cladding layer to control the width of the ridge; a dielectric layer disposed on left and right channels of the ridge; an upper electrode layer disposed on the entire surface of the resultant structure to enclose the ridge and the dielectric layer; and a lower electrode layer disposed on a bottom surface of the substrate. The method is simpler than a conventional process of manufacturing a semiconductor laser diode. Also, by controlling a wet oxidation time, the width of a ridge can be freely controlled and an ohmic contact layer can be automatically formed.
|
0. 31. A semiconductor laser diode comprising:
a lower cladding layer disposed on a substrate; and
a ridge comprising a portion of the lower cladding layer, an optical waveguide layer, an active layer, and an upper cladding layer, wherein:
the upper cladding layer comprises an oxidated portion and a non-oxidated portion,
a width of the non-oxidated portion of the upper cladding layer is smaller than a width of the optical waveguide layer and a width of the active layer, and
the upper and lower cladding layers have a faster oxidation rate than that of the optical waveguide layer and active layer.
0. 25. A semiconductor laser diode comprising:
a lower cladding layer disposed on a substrate;
a ridge having a predetermined width, wherein the ridge comprises:
an optical waveguide layer, an active layer, and an upper cladding layer, which are stacked on the lower cladding layer, and
a portion of the lower cladding layer;
a first oxide layer formed at one side of the upper cladding layer; and
a second oxide layer formed at one side of the lower cladding layer,
wherein the upper and lower cladding layers have a faster oxidation rate than that of the optical waveguide layer and the active layer.
0. 11. A semiconductor laser diode comprising:
a lower cladding layer disposed on a substrate;
a ridge having a predetermined width, wherein the ridge comprises:
an optical waveguide layer, an active layer, and an upper cladding layer, which are stacked on the lower cladding layer, and
a portion of the lower cladding layer; and
an oxide layer formed by oxidizing surfaces of the upper and lower cladding layers,
wherein the upper and lower cladding layers have a faster oxidation rate than that of the optical waveguide layer and the active layer so that the formation of the oxide layer substantially changes an effective width of the ridge without substantially changing the predetermined width of the active layer or the optical waveguide layer.
0. 10. A semiconductor laser diode comprising:
a lower cladding layer comprising inalas disposed on a substrate;
a ridge including an optical waveguide layer, a quantum dot active layer, an upper cladding layer comprising inalas, and an ohmic contact layer, which are sequentially stacked on the lower cladding layer, and having a predetermined width, which is obtained by performing a channel etching process on both sides of the ridge, wherein the ridge also includes a portion of the lower cladding layer;
an oxide layer formed by oxidizing surfaces of the upper and lower cladding layer to control an effective width of the ridge;
a dielectric layer disposed on left and right channels of the ridge;
an upper electrode layer disposed on the entire surface of the resultant structure to enclose the ridge and the dielectric layer; and
a lower electrode layer,
wherein the upper and lower cladding layers have a faster oxidation rate than that of the optical waveguide layer and active layer so that the formation of the oxide layer substantially changes the effective width of the ridge without substantially changing the predetermined width of the active layer or the optical waveguide layer.
1. A semiconductor laser diode comprising:
a lower cladding layer comprising inalas disposed on a substrate;
a ridge including an optical waveguide layer, a quantum dot active layer, an upper cladding layer comprising inalas, and an ohmic contact layer, which are sequentially stacked on the lower cladding layer, and having a predetermined width, which is obtained by performing a channel etching process on both sides of the ridge, wherein the ridge also includes a portion of the lower cladding layer;
an oxide layer formed by oxidizing surfaces of the upper and lower cladding layer to control an effective width of the ridge;
a dielectric layer disposed on left and right channels of the ridge;
an upper electrode layer disposed on the entire surface of the resultant structure to enclose the ridge and the dielectric layer; and
a lower electrode layer disposed on a bottom surface of the substrate,
wherein the upper and lower cladding layers have a faster oxidation rate than that of the optical waveguide layer and active layer so that the formation of the oxide layer substantially changes the effective width of the ridge without substantially changing the predetermined width of the active layer or the optical waveguide layer.
2. The semiconductor laser diode according to
3. The semiconductor laser diode according to
4. The semiconductor laser diode according to
5. The semiconductor laser diode according to
6. The semiconductor laser diode according to
7. The semiconductor laser diode according to
8. The semiconductor laser diode according to
9. The semiconductor laser diode according to
0. 12. The semiconductor laser diode according to claim 11, wherein the lower and upper cladding layers comprise inalas.
0. 13. The semiconductor laser diode according to claim 11, wherein the active layer is a quantum dot active layer.
0. 14. The semiconductor laser diode according to claim 11, wherein the ridge is obtained by performing a channel etching process on both sides of the ridge.
0. 15. The semiconductor laser diode according to claim 11, further comprising:
a dielectric layer disposed on at least one side of the ridge;
an upper electrode layer disposed on a surface of the dielectric layer, wherein the upper electrode layer encloses the ridge; and
a lower electrode layer disposed on a bottom surface of the substrate.
0. 16. The semiconductor laser diode according to claim 11, further comprising an additional optical waveguide layer interposed between the active layer and the upper cladding layer.
0. 17. The semiconductor laser diode according to claim 11, wherein the upper and lower cladding layers are a p-type inalas layer and an n-type inalas layer, respectively, which are lattice-matched to the substrate.
0. 18. The semiconductor laser diode according to claim 11, wherein each of the upper and lower cladding layers is formed to a thickness of about 1 to 2 μm.
0. 19. The semiconductor laser diode according to claim 11, wherein the optical waveguide layer is undoped InAlGaAs layer having a separate confinement heterostructure (SCH) structure, which is lattice-matched to the substrate.
0. 20. The semiconductor laser diode according to claim 11, wherein the optical waveguide layer is formed to a thickness of about 130 to 170 nm.
0. 21. The semiconductor laser diode according to claim 11, wherein the active layer is obtained by repetitively forming InAs quantum dots, which are spontaneously formed from InAs that is lattice-mismatched to the substrate, and an undoped InAlGaAs barrier layer, which is lattice-matched to the substrate, in several cycles.
0. 22. The semiconductor laser diode according to claim 11, further comprising a contact layer, wherein the contact layer is a p-type InGaAs layer, which is lattice-matched to the substrate.
0. 23. The semiconductor laser diode according to claim 22, wherein the contact layer is formed to a thickness of about 130 to 170 nm.
0. 24. The semiconductor laser diode according to claim 11, wherein the oxide layer is configured to control the effective width of the ridge.
0. 26. The semiconductor laser diode according to claim 25, wherein the first and the second oxide layers are formed by oxidizing surfaces of the upper and lower cladding layers, respectively.
0. 27. The semiconductor laser diode according to claim 26, wherein the first and the second oxide layers substantially change an effective width of the ridge without substantially changing the predetermined width of the active layer or the optical waveguide layer.
0. 28. The semiconductor laser diode according to claim 25, wherein the lower and upper cladding layers comprise inalas.
0. 29. The semiconductor laser diode according to claim 25, wherein the active layer is a quantum dot active layer.
0. 30. The semiconductor laser diode according to claim 25, further comprising:
a dielectric layer disposed on at least one side of the ridge;
an upper electrode layer disposed on a surface of the dielectric layer, wherein the upper electrode layer encloses the ridge; and
a lower electrode layer disposed on a bottom surface of the substrate.
0. 32. The semiconductor laser diode according to claim 31, wherein the oxidated portion is formed by oxidizing a surface of the upper cladding layer.
0. 33. The semiconductor laser diode according to claim 31, wherein the oxidated portion substantially changes an effective width of the ridge without substantially changing a width of the active layer or the optical waveguide layer.
0. 34. The semiconductor laser diode according to claim 31, wherein the lower and upper cladding layers comprise inalas.
0. 35. The semiconductor laser diode according to claim 31, wherein the active layer is a quantum dot active layer.
0. 36. The semiconductor laser diode according to claim 31, further comprising:
a dielectric layer disposed on at least one side of the ridge;
an upper electrode layer disposed on a surface of the dielectric layer, wherein the upper electrode layer encloses the ridge; and
a lower electrode layer disposed on a bottom surface of the substrate.
|
|||||||||||||||||||||||||||
This application claims priority to and is for a reissue of U.S. Pat. No. 7,508,857, issued on Mar. 24, 2009, from application Ser. No. 11/265,712, filed on Nov. 2, 2005, which claims the benefit of Korean Patent Application No. 2004-105818, filed Dec. 14, 2004, and claims the benefit of Korean Patent Application No. 2005-43466, filed May 24, 2005, the disclosure entire disclosures of which is are incorporated herein by reference in its entirety for all purposes.
1. Field of the Invention
The present invention relates to a deep ridge waveguide (RWG) laser diode, which employs quantum dots as an active layer and is used for optical communication, and a method of manufacturing the same, and more specifically, to a semiconductor laser diode and a method of manufacturing the same, which can freely control the width of a ridge and automatically form an ohmic contact surface by wet oxidation on portions of upper and lower cladding layers, so that the semiconductor laser diode can be manufactured in an easier manner than the conventional method and improved in characteristics.
2. Discussion of Related Art
In general, a conventional RWG laser diode, which uses an active layer as a quantum well (QW) layer, includes a ridge on which an ohmic contact surface is formed. In this case, since the ohmic contact surface should be smaller in width than the ridge, the RWG laser diode can be degraded in characteristics.
In order to overcome such drawbacks, it is necessary to develop a new technique of minimizing the width of the ridge while maximizing the width of the ohmic contact surface when an RWG laser diode is manufactured.
The present invention is directed to a semiconductor laser diode and a method of manufacturing the same, which can freely control the width of a ridge and automatically form an ohmic contact surface by performing a wet oxidation process on portions of upper and lower cladding layers, so that the semiconductor laser diode can be manufactured in an easier manner than the conventional method and improved in characteristics.
One aspect of the present invention is to provide a semiconductor laser diode including: a lower cladding layer disposed on a substrate; a ridge including an optical waveguide layer, an active layer, an upper cladding layer, and an ohmic contact layer, which are sequentially stacked on the lower cladding layer, and having a predetermined width, which is obtained by performing a channel etching process on both sides of the ridge;
an oxide layer disposed on surfaces of the upper and lower cladding layer to control the width of the ridge; a dielectric layer disposed on left and right channels of the ridge; an upper electrode layer disposed on the entire surface of the resultant structure to enclose the ridge and the dielectric layer; and a lower electrode layer disposed on a bottom surface of the substrate.
Another aspect of the present invention is to provide a method of manufacturing a semiconductor laser diode including the steps of: sequentially forming a lower cladding layer, an optical waveguide layer, an active layer, an upper cladding layer, and an ohmic contact layer on a substrate; forming a ridge having a predetermined width by sequentially removing the ohmic contact layer, the upper cladding layer, the active layer, and the optical waveguide layer using a predetermined photoresist layer as an etch mask until a portion of the lower cladding layer is exposed; forming an oxide layer on exposed surfaces of the upper and lower cladding layers; forming a dielectric layer on the entire surface of the resultant structure to enclose the ridge; removing the dielectric layer to expose the ohmic contact layer; forming an upper electrode layer on the entire surface of the resultant structure to enclose the ridge and the remaining dielectric layer; and forming a lower electrode layer on a bottom surface of the substrate.
The above and other features and advantages of the present invention will become more apparent to those of ordinary skill in the art by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:
The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which exemplary embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure is thorough and complete and fully conveys the scope of the invention to those skilled in the art. The same reference numerals are used to denote the same elements.
Referring to
In this case, the lower cladding layer 110 is an n-type In0.52Al0.48As layer, which is lattice-matched to the InP substrate 100, and may be formed to a thickness of about 1 to 2 μm, preferably, about 1.5 μm.
Each of the first and second optical waveguide layers 120a and 120b is an undoped In0.52Al0.25Ga0.23As layer having a separate confinement heterostructure (SCH) structure, which is lattice-matched to the InP substrate 100, and may be formed to a thickness of about 130 to 170 nm, preferably, about 150 nm.
The active layer 130 may be formed by repetitively forming InAs quantum dots and an undoped In0.52Al0.25Ga0.23As barrier layer in 3 to 7 cycles. The InAs quantum dots are spontaneously formed from InAs that is (about 3.2%) lattice-mismatched to the InP substrate 100, and the undoped In0.52Al0.25Ga0.23As barrier layer is lattice-matched to the InP substrate 100. Here, the thickness of the barrier layer may range from about 15 to 30 nm.
The upper cladding layer 140 is a p-type In0.52Al0.48As layer, which is lattice-matched to the InP substrate 100, and may be formed to a thickness of about 1 to 2 μm, preferably, about 1.5 μm.
The ohmic contact layer 150 is a p-type In0.53Ga0.47As layer, which is lattice-matched to the InP substrate 100, and may be formed to a thickness of about 130 to 170 nm, preferably, about 150 nm.
Meanwhile, the lower cladding layer 110, the first and second optical waveguide layers 120a and 120b, the active layer 130, the upper cladding layer 140, and the ohmic contact layer 150 may be formed using, for example, a molecular beam epitaxy (MBE) apparatus or a metal organic chemical vapor deposition (MOCVD) apparatus.
Referring to
Next, a photoresist stripe 170 is formed using, for example, a photolithography process such that a ridge having a predetermined width “r” is formed.
Referring to
Thereafter, by using the remaining first dielectric layer 160 as an etch mask, the ohmic contact layer 150, the upper cladding layer 140, the second optical waveguide layer 120b, the active layer 130, and the first optical waveguide layer 120a are sequentially removed using, for example, a dry or wet etching process, such that the lower cladding layer 110 is exposed.
In order to form a deep ridge structure, the lower cladding layer 110 may be etched to a predetermined thickness.
Here, the ridge structure refers to a central protruding portion that is comprised of a portion of the lower cladding layer 110 and the remaining first waveguide layer 120a, active layer 130, second optical waveguide layer 120b, upper cladding layer 140, and ohmic contact layer 150.
Referring to
In this case, an In0.52Al0.48As layer has an oxidation rate of about 162.5 nm/hr in a direction parallel to the InP substrate 100 and an oxidation rate of about 185.5 nm/hr in a direction vertical to the InP substrate 100, and the oxidation rate of an In0.52Al0.25Ga0.23As layer is about 1/100 the oxidation rate of the In0.52Al0.48As layer. Owing to a difference in Al content, the In0.52Al0.48As layer is different in oxidation rate from the In0.52Al0.25Ga0.23As layer.
Accordingly, by controlling the wet oxidation time, when the active layer 130 is much less oxidized than the upper and lower cladding layers 140 and 110, it is possible to freely control the width “r” of the ridge.
After the oxidation process, second SiNx dielectric layers 190a and 190b are deposited to enclose the ridge to a thickness of about 180 to 220 nm, preferably, about 200 nm, and then removed using, for example, a dry etching process until the ohmic contact layer 150 is exposed. Thus, an ohmic contact surface is automatically formed.
In this case, the dry etching process may be, for example, a magnetically enhanced reactive ion etching (MERIE) process.
Thereafter, an upper electrode layer 220 is formed of a p-type metal on the entire surface of the resultant structure to enclose the ridge and the second dielectric layers 190a and 190b. A bottom portion of the InP substrate 100 is lapped, and a lower electrode layer 210 is formed of an n-type metal on a bottom surface of the InP substrate 100. Thus, a deep RWG semiconductor laser diode according to the exemplary embodiment of the present invention is completed.
As described above, according to exemplary embodiments of the present invention, a wet oxidation process is performed on portions of upper and lower cladding layer of a deep ridge structure, so that the width of a ridge can be freely controlled and an ohmic contact surface can be automatically formed. As a result, the width of the ridge can be sufficiently reduced, thus lowering the threshold current density and contact resistance of a semiconductor laser diode. Therefore, the semiconductor laser diode of the present invention can be improved in characteristics and manufactured in an easier manner than the conventional method.
In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation. As for the scope of the invention, it is to be set forth in the following claims. Therefore, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.
Kim, Jin Soo, Hong, Sung Ui, Lee, Jin Hong, Kwack, Ho Sang, Oh, Dae Kon
| Patent | Priority | Assignee | Title |
| Patent | Priority | Assignee | Title |
| 4607369, | Apr 09 1982 | Sanyo Electric Co., Ltd. | Semiconductor laser having a burying layer of a II-VI compound |
| 5521935, | Dec 27 1993 | The Furukawa Electric Co., Ltd. | Strained superlattice light emitting device |
| 5615224, | Jan 04 1995 | Regents of the University of California, The | Apparatus and method for stabilization of the bandgap and associated properties of semiconductor electronic and optoelectronic devices |
| 6044098, | Aug 29 1997 | Xerox Corporation | Deep native oxide confined ridge waveguide semiconductor lasers |
| 6873638, | Jun 29 2001 | 3M Innovative Properties Company | Laser diode chip with waveguide |
| 20020034204, | |||
| 20020114367, | |||
| 20030007535, | |||
| 20030165169, | |||
| KR159015, | |||
| KR100159015, | |||
| KR10034331, | |||
| KR100343311, |
| Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
| Mar 24 2011 | Electronics and Telecommunications Research Institute | (assignment on the face of the patent) | / |
| Date | Maintenance Fee Events |
| Dec 04 2014 | ASPN: Payor Number Assigned. |
| Sep 09 2016 | M2552: Payment of Maintenance Fee, 8th Yr, Small Entity. |
| Nov 09 2020 | REM: Maintenance Fee Reminder Mailed. |
| Apr 26 2021 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
| Date | Maintenance Schedule |
| Aug 12 2017 | 4 years fee payment window open |
| Feb 12 2018 | 6 months grace period start (w surcharge) |
| Aug 12 2018 | patent expiry (for year 4) |
| Aug 12 2020 | 2 years to revive unintentionally abandoned end. (for year 4) |
| Aug 12 2021 | 8 years fee payment window open |
| Feb 12 2022 | 6 months grace period start (w surcharge) |
| Aug 12 2022 | patent expiry (for year 8) |
| Aug 12 2024 | 2 years to revive unintentionally abandoned end. (for year 8) |
| Aug 12 2025 | 12 years fee payment window open |
| Feb 12 2026 | 6 months grace period start (w surcharge) |
| Aug 12 2026 | patent expiry (for year 12) |
| Aug 12 2028 | 2 years to revive unintentionally abandoned end. (for year 12) |