A smaller mask programmable gate array (mpga) device derived from a larger field programmable gate array (fpga), comprising: a layout of transistors and a plurality of interconnect layers substantially identical to a smaller region of the fpga; and input/output pads matching a subset of the input/output pads of the fpga; wherein, a design that is mapped to said smaller region of the fpga device using said subset of input/output pads by a user programmable means can be identically mapped to the mpga by a hard-wire circuit. Such a gate array further comprises a mask programmable metal-circuit in lieu of a user programmable configuration circuit of the fpga; and a logic block to input/output pad connection in lieu of a logic block to a register at the boundary of said smaller region to an input/output pad connection of the fpga.
|
18. A small mask programmable gate array (mpga) device derived from a large field programmable gate array (fpga) device fabricated separately from the fpga prototype device, the mpga device, comprising:
a layout of transistors and a plurality of interconnect layers substantially identical to a smaller region of the fpga device; and
input/output pads matching a subset of the input/output pads of the fpga device;
wherein, a design that is mapped to said small region of the fpga device using said subset of input/output pads by a user programmable means is identically mapped to the mpga device by a hard-wire circuit during a subsequent fabrication of the mpga device.
11. An integrated circuit design platform, comprising:
a prototype field programmable (fpga) device comprising a layout of electronic circuits and input/output pads; and
a production mask programmable (mpga) device fabricated separately from the fpga prototype device, the mpga device comprising:
a layout of electronic circuits substantially identical to a region within the prototype fpga device; and
a subset of input/output pads as within the prototype fpga device;
wherein a design placed and routed within the region of the prototype fpga device using the subset of input/output pads as in the production mpga device, is identically placed and routed in the production mpga device.
1. An integrated circuit design platform, comprising:
a field programmable gate array (fpga) prototype device comprised of:
a circuits layout comprising a plurality of field programmable logic blocks and a plurality of layers of field programmable interconnects; and
a set of input/output pad structures; and
a first region within the circuits layout, said region having registers at one or more boundaries of the region, said registers capable of coupling to said input/output pad structures; and
a metal programmable gate array (mpga) production device fabricated separately from the fpga prototype device, the mpga production device comprised of:
a substantially identical circuit layout as in the first region of the fpga; and
a substantially identical layout of one or more layers of programmable interconnects as in the first region of the fpga;
wherein, a design mapped to the first region of the fpga is identically mapped to the mpga.
0. 21. A method of producing a metal programmable gate array (mpga), said method comprising:
accessing a design for a circuits layout for a field programmable gate array (fpga), said circuits layout in said design comprising a plurality of field programmable logic blocks configured in a core region, said core region in said design comprising a plurality of sub-regions that are smaller than said core region, said design for said fpga further comprising a first region within said circuits layout and a register at a boundary of said first region, a plurality of layers of field programmable interconnects, and a set of input/output (I/O) pad structures; and
fabricating an mpga device based on said design, said design configured so that said fabricating of said mpga device is separate from fabrication of an fpga according to said design, said mpga device comprising a circuit layout comprising a subset of said plurality of said sub-regions that are in said design, said circuit layout of said mpga device comprising a substantially identical layout as in said first region of said design but excluding said register at said boundary of said first region, wherein said mpga device further comprises a substantially identical layout of one or more of said layers of programmable interconnects as in said first region of said design;
wherein said first region in said design is identically mapped to said mpga device.
2. The platform of
3. The platform of
4. The platform of
5. The platform of
6. The platform of
7. The platform of
in the fpga, the pass-gate device couples the logic block to the interconnect wire, said pass-gate device controlled by an output of a RAM bit, said RAM bit comprising:
a logic one to couple the logic block to the interconnect wire; and
a logic zero to decouple the logic block from the interconnect wire; and
in the mpga, the pass-gate device couples the logic block to the interconnect wire, said pass-gate device controlled by an output of a ROM bit, said ROM bit comprising:
a metal connection to a power bus to couple the logic block to the interconnect wire; and
a metal connection to a ground bus to decouple the logic block from the interconnect wire.
8. The platform of
in the fpga, a pass-gate device couples a logic block to an interconnect wire, said pass-gate device controlled by an output of a RAM bit, said RAM bit comprising:
a logic one to couple the logic block to the interconnect wire; and
a logic zero to decouple the logic block from the interconnect wire; and
in the mpga, said pass-gate device is decoupled from said interconnect wire when the RAM bit comprises a logic zero;
wherein an interconnect wire in the fpga comprises a high capacitance due to the pass-gate device junctions coupled to the interconnect wire, and wherein said interconnect wire in the mpga comprises less capacitance due to the pass-gate junctions decoupled from the interconnect wire.
9. The platform of
in the fpga, a pass-gate device couples a logic block to an said interconnect wire, said pass-gate device controlled by an output of a RAM bit, said RAM bit comprising:
a logic one to couple the logic block to the interconnect wire; and
a logic zero to decouple the logic block from the interconnect wire; and
in the mpga, said pass-gate device is replaced by a metal jumper when the RAM bit comprises a logic one;
wherein an interconnect wire coupled to a logic block encounters a high resistance from the on pass-gate device in the fpga, and wherein said interconnect wire coupled to the logic block in the mpga encounters less resistance due to the metal-jumper.
10. The platform of
said field programmable gate array (fpga) prototype device comprised of:
a second region within the circuits layout, said second region having registers at one or more boundaries of the region, said register registers capable of coupling to said input/output pad structure; and
a second metal programmable gate array (second mpga) production device comprised of:
a substantially identical circuits layout as in the second region of the fpga; and
a substantially identical layout of one or more layers of programmable interconnects as in the second region of the fpga;
wherein, a design mapped to the second region of the fpga is identically mapped to the second mpga.
12. The platform of
13. The platform of
14. The platform of
15. The platform of
16. The platform of
17. The platform of
a metal link to couple a node to a power supply voltage; and
a metal link to couple a node to a ground supply voltage; and
a metal jumper to short two nodes; and
a metal disconnect to isolate two nodes.
19. The device of
a mask programmable metal-circuit in lieu of a user programmable configuration circuit of the fpga; and
a logic block to input/output pad connection in lieu of a logic block to a register at the boundary of said smaller region to an input/output pad connection of the fpga.
20. The device of
a first set of input/output pad pads to a first set of logic blocks within the mpga is identically mapped from that of the fpga; and
a second set of input/output pad pads to a second set of logic blocks within the mpga is mapped from the corresponding logic blocks to registers at region boundary to corresponding input/output pads of the fpga.
0. 22. The method of claim 21, wherein said design for said fpga comprises a plurality of input/output (I/O) pads arranged around a perimeter of said core region, wherein said mpga device interfaces with a subset of said plurality of I/O pads that are in said design.
0. 23. The method of claim 21, wherein said design comprises power and ground pad structures that are arranged in positions that are common to all of said sub-regions.
0. 24. The method of claim 21, wherein said mpga device further comprises:
a first module layer comprising field programmable logic blocks; and
a second module layer adjacent to said first module layer and comprising routing circuitry coupled to said field programmable logic blocks of said mpga device.
0. 25. The method of claim 21, further comprising:
identifying a timing difference between an input/output (I/O) delay for said design and an I/O delay determined for said mpga device; and
compensating for said timing difference in said mpga device.
0. 26. The method of claim 21, wherein said plurality of sub-regions comprises a first region and a second region positioned concentrically about the perimeter of said first region.
0. 27. The method of claim 21, wherein sub-regions of said plurality of sub-regions share a first boundary and a second boundary.
0. 28. The method of claim 21, wherein said mpga device further comprises a customized metal circuit to mask program programmable logic blocks and programmable interconnects in said mpga device.
0. 29. The method of claim 28, wherein said customized metal circuit is selected from the group consisting of: wire connection, wire disconnect, via connection, resistor element, shorted capacitor, capacitor, power bus connection, ground bus connection, transistor short, logic zero output connection, and logic one output connection.
0. 30. The method of claim 21, wherein said mpga device and said first region of said design further comprise a substantially identical layout of one or more pass-gate devices configured to couple a field programmable logic block to an interconnect wire, wherein in said mpga device, said pass-gate device is operable for coupling said logic block to said interconnect wire, said pass-gate device is controlled by an output of a ROM bit, and said ROM bit comprises:
a metal connection to a power bus to couple said field programmable logic block to said interconnect wire; and
a metal connection to a ground bus to decouple said field programmable logic block from said interconnect wire.
0. 31. The method of claim 21, wherein said mpga device and said first region of said design further comprise a substantially identical layout of one or more pass-gate devices configured to couple a field programmable logic block to an interconnect wire, wherein in said mpga device, said pass-gate device is decoupled from said interconnect wire when a RAM bit comprises a logic zero.
|
This application is a continuation-in-part of application Ser. No. 11/645,313 filed Dec. 26, 2006,
The truth table logic states are represented by S0, S1, S2 and S3. The realization is done through six inverters collectively designated 250 and eight pass transistors collectively designated 260. Logic states are stored in 4 programmable registers.
In another embodiment, the programmable logic block can be a programmable microprocessor block. The microprocessor can be selected from third party IP cores such as: 8051, Z80, 68000, MIPS, ARM, and PowerPC. These microprocessor architectures include superscalar, Fine Grain Multi-Threading (FGMT) and Simultaneous Multi-Threading (SMT) that support Application Specific Packet Processing (ASPP) routines. To handle Programmable Network Interface (PNI) the processor can contain hardware and software configurability. Hardware upgradeability can be greatly enhanced in microprocessors embedded in PLD's by making use of the available logic content of the PLD device. Programmable features can include varying processor speed, cache memory system and processor configuration, enhancing the degree of Instruction Level Parallelism (ILP), enhancing Thread level parallelism (TLP). Such enhancements allow the user to optimize the core processor to their specific application. Cache parameters such as access latency, memory bandwidth, interleaving and partitioning are also programmable to further optimize processor performance and minimize cache hit miss rates. Additionally, the processor block can be a Very Long Instruction Word (VLIW) processor to handle multimedia applications. The processor block can include a cache controller to implement a large capacity cache as compared with an internal cache.
While a PLD can be configured to do DSP functions, the programmable logic block can also contain a digital signal processor (DSP), which is a special purpose processor designed to optimize performance for very high speed digital signal processing encountered in wireless and fiber-optic networks. The DSP applications can include programmable content for cache partitioning, digital filters, image processing and speech recognition blocks. These real-time DSP applications contain high interrupt rates and intensive numeric computations best handled by hardware blocks. In addition, the applications tend to be intensive in memory access operations, which may require the input and output of large quantities of data. The DSP cache memory may be configured to have a “Harvard” architecture with separate, independent program and data memories so that the two memories may be accessed simultaneously. This architecture permits an instruction and an operand to be fetched from memory in a single clock cycle. A modified Harvard architecture utilizes the program memory for storing both instructions and operands to achieve full memory utilization. The program and data memories are often interconnected with the core processor by separate program and data buses. When both instructions and operands (data) are stored in a single program memory, conflicts may arise in fetching data with the next instruction. Such conflicts have been resolved in prior art for DSPs by providing an instruction cache to store conflicting instructions for subsequent program execution.
In yet another embodiment, programmable logic block can contain software programmability. These software functions are executed in DSP, ARM, or MIPS type inserted IP cores, or an external host CPU. Accelerators connected by a configurable SRAM switching matrix enhance the computation power of the processors. The microprocessor has local permanent SRAM memory to swap, read, and write data. The switch matrix is pre-designed to offer both hard-wire and programmable options in the final ASIC. In this situation, the circuit block 104 can be a functional block that performs well-defined, commonly-needed function, such as special D/A or A/D converter, standard bus interface, or such block that implements special algorithms such as MPEG decode. The special algorithms implemented can be hardware versions of software. For example, algorithms relating to digital radio or cellular telephone such as WCDMA signal processing can be implemented by the functional block. Other functional blocks include PCI, mini-PCI, USB, UART blocks that can be configured by specifying the SRAM logic blocks.
In yet another embodiment, the circuit block 104 can be memory such as a register file, cache memory, static memory, or dynamic memory. A register file is an array of latches that operate at high speed. This register length counter may be programmable by the user. A cache memory has a high access throughput, short access latency and a smaller capacity as compared with main memory. The cache memory may be programmable to partition between the different requirements of the system design. One such need is the division between L1 and L2 cache requirements for networking applications. The memory can also be static random access memory or (SRAM) device with an array of single port, or multi-port addressable memory cells. Each cell includes a four transistor flip-flop and access transistors that are coupled to input/output nodes of the flip-flop. Data is written to the memory cell by applying a high or low logic level to one of the input/output nodes of the flip-flop through one of the access transistors. When the logic level is removed from the access transistor, the flip-flop retains this logic level at the input/output node. Data is read out from the flip-flop by turning on the access transistor. The memory can also be dynamic random access memory (DRAM). Generally, a DRAM cell consists of one transistor and a capacitor. A word line turns on/off the transistor at the time of reading/writing data stored in the capacitor, and the bit line is a data input/output path. DRAM data is destroyed during read, and refresh circuitry is used to continually refresh the data. Due to the low component count per bit, a high density memory device is achieved.
In another embodiment, the circuit block 104 can be an intellectual property (“IP”) core which is reusable for licensing from other companies or which is taken from the same/previous design. In core-based design, individual cores may be developed and verified independently as stand-alone modules, particularly when IP core is licensed from external design source. These functions are provided to the user as IP blocks as special hardware blocks or pre-configured programmable logic blocks. The IP blocks connect via a programmable switching matrix to each other and other programmable logic. The hardware logic block insertion to any position in a logic sequence is done through the configurable logic matrix. These hardware logic blocks offer a significant gate count reduction on high gate count frequently used logic functions, and the user does not require generic “logic element” customization. In both cases, the user saves simulation time, minimize logic gate count, improve performance, reduce power consumption and reduce product cost with pre-defined IP blocks. The switch matrix is replaced by hardwires in the final ASIC.
The circuit blocks 104 can also be an array of programmable analog blocks. In one embodiment, the analog blocks include programmable PLL, DLL, ADC and DAC. In another embodiment, each block contains an operational amplifier, multiple programmable capacitors, and switching arrangements for connecting the capacitors in such as a way as to perform the desired function. Switched capacitor filters can also be used to achieve an accurate filter specification through a ratio of capacitors and an accurate control of the frequency of a sampling clock. Multiple PLL's can be programmed to run at different frequencies on the same chip to facilitate SoC applications requiring more than one clock frequency.
The circuit blocks 104 also contain data fetch and data write circuitry required to configure the configuration circuits 108. This operation may be executed by a host CPU residing in the system, or the PLD device itself. During power up, these circuits initialize and read the configuration data from an outside source, either in serial mode or in parallel mode. The data is stored in a predefined word length locally and written to the configurability allocation. The programmed configuration data is verified against the locally stored data and a programming error flag is generated if there is a mismatch. These circuits are redundant in the conversion of the PLD to an ASIC. However, these circuits are used in both FPGA and ASIC for test purposes, and has no cost penalty. A pin-out option has a “disable” feature to disconnect them for the customer use in the FPGA and ASIC.
Configuration circuits 108 provide active circuit control over digital circuits 104. One embodiment of the configuration circuit includes an array of memory elements. The user configuration of this memory amounts to a specific bitmap of the programmable memory in a software representation.
Suitable memory elements include volatile or non volatile memory elements. In non-volatile memory (NVM) based products, configurable data is held in one of metal link fuse, anti-fuse, EPROM, Flash, EEPROM memory element, or ferro-electric elements. The first two are one time programmable (OTP), while the last four can be programmed multiple times. As EPROM's require UV light to erase data, only Flash & EEPROM's lend to in-system programmability (ISP). In volatile products, the configurable data storage can be SRAM cells or DRAM cells. With DRAM cells, the data requires constant refresh to prevent losses from leakages. Additionally, one or more redundant memory cells controlling the same circuit block can be used to enhance device yield.
The components of the memory element array can be a resistor, capacitor, transistor or a diode. In another embodiment of the configuration circuit, a memory element can be formed using thin film deposition. The memory element can be a thin film resistor, thin film capacitor, thin film transistor (TFT) or a thin film diode or a group of thin film devices connected to form an SRAM cell.
This discussion is mostly on SRAM elements and can easily extend to include all other programmable elements. In all cases, the design needs to adhere to rules that allow programmable module elimination, with no changes to the base die, a concept not used in PLD, FPGA, Gate Array and ASIC products today.
An exemplary 6T SRAM cell, shown in
Pass gate transistor 360 logic controlled by SRAM is shown in
Similarly,
The P-Term logic builds the core of PLD's and complex PLD's (CPLD's) that use AND-OR blocks 202-204 (or equivalent NAND-NOR type logic functions) as shown in the block diagram of
The length of input and output wires, and the drive on NMOS pass gates and logic gate delays determine the overall PLD delay timing, independent of the SRAM cell parameters. By moving SRAM cell to TFT upper layers, the chip X, Y dimensions are reduced over 20% to 50% compared to traditional SRAM FPGA's, providing a faster logic evaluation time. In addition, removal of SRAM cell later does not alter lateral wire length, wire loading and NMOS pass gate characteristic. The vertical dimension change in eliminating the memory module is negligible compared to the lateral dimension of the ASIC, and has no impact on timing. This allows maintaining identical timing between the FPGA and ASIC implementations with and without the SRAM cells. The final ASIC with smaller die size and no SRAM elements have superior reliability, similar to an ASIC, leading to lower board level burn-in and field failures compared to PLD's and FPGA's in use today.
Next, the wiring and/or routing circuit 112 is discussed. The wiring and/or routing circuit connects each logic block to each other logic block. The wiring/routing circuit allows a high degree of routing flexibility per silicon area consumed and uniformly fast propagation of signals, including high-fanout signals, throughout the device. The wiring module may contain one or many levels of metal interconnects.
One embodiment of a switch matrix is a 6×5 programmable switch-matrix with 30 SRAM bits (or 30 Anti-fuses, or 30 fuses), shown in
Another embodiment provides short interconnect segments that could be joined to each other and to input and output terminals of the logic blocks at programmable interconnection points. In another embodiment, direct connections to adjacent logic blocks can be used to increase speed. For global signals that traverse long distances, longer lines are used. Segmented interconnect structures with routing lines of varied lengths can be used. In yet other embodiments, a hierarchical interconnect structure provides lines of short lengths connectable at boundaries to lines of longer lengths extending between the boundaries, and larger boundaries with lines of even longer length extending between those boundaries. The routing circuit can connect adjacent logic blocks in two different hierarchical blocks differently than adjacent logic blocks in the same hierarchical block. Alternatively, a tile-based interconnect structure can be used where lines of varying lengths in which each tile in a rectangular array may be identical to each other tile. In yet another implementation, the interconnect lines can be separated from the logic block inputs by way of a routing matrix, which gives each interconnect line more flexible access to the logic block inputs. In another embodiment, the interconnect routing is driven by programmable buffers. Long wire lengths can be sub-divided into smaller length segments with smaller buffers to achieve a net reduction in the overall wire delay, and to obtain predictable timing in the logic routing of the PLD.
The FPGA in
The arrangement of regions 1801-1803 is not limited to concentric regions, or to only two regions. It is conceivable that many regions may exist within the MPGA, each region uniquely mapping to an MPGA of equal resources and I/O density. A second embodiment of an FPGA is shown in
An integrated circuit design platform, comprising: a field programmable gate array (FPGA) prototype device in
The design platform, wherein the FPGA in
An integrated circuit design platform, comprising: a prototype field programmable (FPGA) device in
A smaller mask programmable gate array (MPGA) device in
A method of mapping a design to a smaller region of an FPGA (1802 in
In the conversion platform comprising the FPGA in
In the conversion platform comprising the FPGA in
Clearly the new modular concept described in this and enclosed-by-reference applications disclose devices where the configuration circuit module layer is positioned above a circuit module layer. Thus between the FPGA (that comprises user RAM configuration module layer) and the derivative MPGA (that comprises a hard-wire configuration circuit) the circuit transistors in first module layer comprises an identical layout. The interconnect wires between the two devices also comprises a nearly identical layout: in a first embodiment when RAM bit is replaced by a ROM bit, the interconnect is identical; and in a second embodiment when nodes are disconnected from wire segments and pass-gates are replaced by metal jumpers, the interconnect is nearly identical. In both cases, the interconnect segments have not positionally changed.
Next, a brief description of the manufacturing process is discussed. During manufacturing, one or more digital circuits can be formed on a substrate. Next, the process selectively fabricates either a memory circuit or a conductive pattern substantially above the digital circuits to control portion of digital circuits. Finally, the process fabricates an interconnect and routing layer substantially above the digital circuits and memory circuits to connect digital circuits and one of the memory circuit or the conductive pattern.
The process can be modified to fabricate a generic field programmable gate array (FPGA) with the constructed memory circuit or an application specific integrated circuit (ASIC) with the constructed conductive pattern. Multiple ASICs can be fabricated with different variations of conductive patterns. The memory circuit and the conductive pattern have one or more substantially matching circuit characteristics. In this case, timing characteristics substantially unchanged by the circuit control option. The process thus fabricates a programmable logic device by constructing digital circuits on a substrate; and constructing a non-planar circuit on the substrate after constructing the digital circuits, the non-planar circuit being either a memory deposited to store data to configure the digital circuits to form a field programmable gate array (FPGA) or a conductive pattern deposited to hard-wire the digital circuits to form an application specific integrated circuit (ASIC), wherein the deposited memory and the conductive pattern have substantially matching timing characteristics. In another embodiment, the hard-wire ASIC option may be incorporated into the digital circuit layer 100. In another embodiment, the hard-wire ASIC option is incorporated into the routing layer 110.
Although an illustrative embodiment of the present invention, and various modifications thereof, have been described in detail herein with reference to the accompanying drawings, it is to be understood that the invention is not limited to this precise embodiment and the described modifications, and that various changes and further modifications may be effected therein by one skilled in the art without departing from the scope or spirit of the invention as defined in the appended claims.
Madurawe, Raminda Udaya, White, Thomas Henry, Suaris, Peter Ramyalal
Patent | Priority | Assignee | Title |
10664643, | Feb 09 2018 | University of Louisiana at Lafayette | Method for the non-copyable manufacture of integrated circuits |
10970453, | Feb 09 2018 | University of Louisiana at Lafayette | Method for the non-copyable manufacture of integrated circuits |
11392746, | Feb 09 2018 | University of Louisiana Lafayette | Method for the non-copyable manufacture of integrated circuits |
9165931, | Feb 21 2014 | Altera Corporation | Apparatus for field-programmable gate array with configurable architecture and associated methods |
Patent | Priority | Assignee | Title |
4609986, | Jun 14 1984 | ALTERA CORPORATION, A DELAWARE CORPORATION | Programmable logic array device using EPROM technology |
4706216, | Feb 27 1985 | XILINX, Inc.; XILINX, INC , A CA CORP | Configurable logic element |
4761768, | Mar 04 1985 | Lattice Semiconductor Corporation; LATTICE SEMICONDUCTOR CORPORATION, 10300 S W GREENBURG ROAD, PORTLAND, OREGON, 97223, | Programmable logic device |
4864161, | May 05 1988 | ALTERA CORPORATION A CORPORATION OF DELAWARE | Multifunction flip-flop-type circuit |
4870302, | Mar 12 1984 | XILINX, Inc. | Configurable electrical circuit having configurable logic elements and configurable interconnects |
4873459, | Sep 19 1986 | Actel Corporation | Programmable interconnect architecture |
5164612, | Apr 16 1992 | SAMSUNG ELECTRONICS CO , LTD ; CECIL H KAPLINSKY BYPASS TRUST DATED NOVEMBER 11, 1999, THE; VESSELINA KAPLINSKY MARITAL TRUST DATED NOVEMBER 11, 1999, THE | Programmable CMOS flip-flop emptying multiplexers |
5191241, | Aug 01 1990 | Actel Corporation | Programmable interconnect architecture |
5216636, | Sep 16 1991 | Advanced Micro Devices, Inc. | CMOS memory cell |
5343406, | Jul 28 1989 | XILINX, Inc.; XILINX, INC , A CORP OF CA | Distributed memory architecture for a configurable logic array and method for using distributed memory |
5347519, | Dec 03 1991 | Crosspoint Solutions Inc. | Preprogramming testing in a field programmable gate array |
5488316, | Jul 28 1989 | XILINX, Inc. | Circuit for selecting a bit in a look-up table |
5563526, | Jan 03 1994 | Texas Instruments Incorporated | Programmable mixed-mode integrated circuit architecture |
5581501, | Aug 17 1995 | ALTERA CORPORATION, A DELAWARE CORPORATION | Nonvolatile SRAM cells and cell arrays |
5612631, | Mar 29 1985 | Lattice Semiconductor Corporation | An I/O macrocell for a programmable logic device |
5625221, | Mar 03 1994 | SAMSUNG ELECTRONIC CO , LTD | Semiconductor assembly for a three-dimensional integrated circuit package |
5679967, | Jan 20 1985 | Chip Express (Israel) Ltd. | Customizable three metal layer gate array devices |
5684744, | Dec 11 1995 | Agilent Technologies Inc | Configurable multifunction flip-flop |
5701233, | Jan 23 1995 | APROLASE DEVELOPMENT CO , LLC | Stackable modules and multimodular assemblies |
5754826, | Aug 04 1995 | ARM, INC | CAD and simulation system for targeting IC designs to multiple fabrication processes |
5781031, | Nov 21 1995 | International Business Machines Corporation | Programmable logic array |
5793115, | Sep 30 1993 | ALANZOR RESEARCH A B LLC | Three dimensional processor using transferred thin film circuits |
5835405, | Dec 13 1993 | Lattice Semiconductor Corporation | Application specific modules in a programmable logic device |
5844422, | Nov 13 1996 | XILINX, Inc. | State saving and restoration in reprogrammable FPGAs |
5880598, | Jan 10 1997 | XILINX, Inc.; Xilinx, Inc | Tile-based modular routing resources for high density programmable logic device |
5943574, | Feb 23 1998 | Freescale Semiconductor, Inc | Method of fabricating 3D multilayer semiconductor circuits |
5949710, | Apr 10 1996 | ALTERA CORPORATION, A DELAWARE CORPORATION | Programmable interconnect junction |
5949719, | Dec 20 1995 | GLOBALFOUNDRIES Inc | Field programmable memory array |
6005806, | Mar 14 1996 | ALTERA CORPORATION, A CORP OF DELAWARE | Nonvolatile configuration cells and cell arrays |
6018476, | Mar 14 1996 | Altera Corporation | Nonvolatile configuration cells and cell arrays |
6097211, | Jul 18 1996 | Altera Corporation | Configuration memory integrated circuit |
6134171, | Jun 02 1994 | VACHELLIA, LLC | Semiconductor integrated circuit device having hierarchical power source arrangement |
6134173, | Sep 03 1991 | Altera Corporation | Programmable logic array integrated circuits |
6191614, | Apr 05 1999 | XILINX, Inc.; Xilinx, Inc | FPGA configuration circuit including bus-based CRC register |
6242767, | Nov 10 1997 | HANGER SOLUTIONS, LLC | Asic routing architecture |
6259271, | Jul 18 1996 | Altera Corporation | Configuration memory integrated circuit |
6262596, | Apr 05 1999 | XILINX, Inc.; Xilinx, Inc | Configuration bus interface circuit for FPGAS |
6275064, | Dec 22 1997 | Lattice Semiconductor Corporation | Symmetrical, extended and fast direct connections between variable grain blocks in FPGA integrated circuits |
6275065, | Apr 09 1996 | Altera Corporation | Programmable logic integrated circuit architecture incorporating a lonely register |
6331784, | Jul 28 2000 | Atmel Corporation | Secure programmable logic device |
6331789, | May 13 1999 | Intel Corporation | Semiconductor device |
6337579, | Mar 05 1999 | ACHLYS TECHNOLOGIES INC | Multichip semiconductor device |
6340830, | Jun 09 1992 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for forming the same |
6353562, | Feb 09 2000 | Polaris Innovations Limited | Integrated semiconductor memory with redundant units for memory cells |
6420925, | Jan 09 2001 | CAVIUM INTERNATIONAL; MARVELL ASIA PTE, LTD | Programmable latch device with integrated programmable element |
6426649, | Dec 29 2000 | QuickLogic Corporation | Architecture for field programmable gate array |
6445065, | Jun 06 2000 | Synopsys, Inc | Routing driven, metal programmable integrated circuit architecture with multiple types of core cells |
6448808, | Feb 26 1997 | XILINX, Inc. | Interconnect structure for a programmable logic device |
6480027, | Mar 04 1999 | Altera Corporation | Driver circuitry for programmable logic devices |
6480954, | Aug 18 1995 | Xilinx Inc. | Method of time multiplexing a programmable logic device |
6496887, | Mar 16 1998 | Actel Corporation | SRAM bus architecture and interconnect to an FPGA |
6504398, | May 25 1999 | Actel Corporation | Integrated circuit that includes a field-programmable gate array and a hard gate array having the same underlying structure |
6504742, | Oct 31 2001 | SAMSUNG ELECTRONICS CO , LTD | 3-D memory device for large storage capacity |
6515511, | Feb 17 2000 | NEC Corporation | Semiconductor integrated circuit and semiconductor integrated circuit device |
6525953, | Aug 13 2001 | SanDisk Technologies LLC | Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication |
6551857, | Apr 04 1997 | Elm Technology Corporation; ELM 3DS INNOVATONS, LLC | Three dimensional structure integrated circuits |
6582980, | Jan 30 2001 | Global Oled Technology LLC | System for integrating digital control with common substrate display devices |
6613611, | Dec 22 2000 | CALLAHAN CELLULAR L L C | ASIC routing architecture with variable number of custom masks |
6614259, | Jul 18 1996 | Altera Corporation | Configuration memory integrated circuit |
6617621, | Jun 06 2000 | Synopsys, Inc | Gate array architecture using elevated metal levels for customization |
6627985, | Dec 05 2001 | ARBOR GLOBAL STRATEGIES, LLC | Reconfigurable processor module comprising hybrid stacked integrated circuit die elements |
6633181, | Dec 30 1999 | Xilinx, Inc | Multi-scale programmable array |
6737675, | Jun 27 2002 | SanDisk Technologies LLC | High density 3D rail stack arrays |
6738962, | Jun 12 2000 | Altera Corporation | Configuration and/or reconfiguration of integrated circuit devices that include programmable logic and microprocessor circuitry |
6798240, | Jan 24 2003 | TAHOE RESEARCH, LTD | Logic circuitry with shared lookup table |
6812731, | May 16 2002 | XILINX, Inc. | Quintuple modular redundancy for high reliability circuits implemented in programmable logic devices |
6911730, | Mar 03 2003 | XILINX, Inc. | Multi-chip module including embedded transistors within the substrate |
6946330, | Oct 11 2001 | Semiconductor Energy Laboratory Co., Ltd. | Designing method and manufacturing method for semiconductor display device |
6954084, | Feb 11 2002 | Seiko Epson Corporation | Logic circuits using polycrystalline semiconductor thin film transistors |
6992503, | Jul 08 2002 | LIBERTY PATENTS LLC | Programmable devices with convertibility to customizable devices |
6998722, | Jul 08 2002 | LIBERTY PATENTS LLC | Semiconductor latches and SRAM devices |
7019557, | Dec 24 2003 | CALLAHAN CELLULAR L L C ; YAKIMISHU CO LTD , LLC | Look-up table based logic macro-cells |
7030651, | Dec 04 2003 | CALLAHAN CELLULAR L L C ; YAKIMISHU CO LTD , LLC | Programmable structured arrays |
7064018, | Jul 08 2002 | LIBERTY PATENTS LLC | Methods for fabricating three dimensional integrated circuits |
7064579, | Jul 08 2002 | LIBERTY PATENTS LLC | Alterable application specific integrated circuit (ASIC) |
7084666, | Oct 21 2002 | CALLAHAN CELLULAR L L C ; YAKIMISHU CO LTD , LLC | Programmable interconnect structures |
7112994, | Jul 08 2002 | LIBERTY PATENTS LLC | Three dimensional integrated circuits |
7176713, | Jan 05 2004 | YAKIMISHU CO LTD , LLC | Integrated circuits with RAM and ROM fabrication options |
7253659, | Dec 04 2003 | CALLAHAN CELLULAR L L C ; YAKIMISHU CO LTD , LLC | Field programmable structured arrays |
7268580, | Jul 08 2002 | LIBERTY PATENTS LLC | Configuration circuits for three dimensional programmable logic devices |
20010003428, | |||
20010019155, | |||
20010028059, | |||
20010047509, | |||
20020073380, | |||
20020177260, | |||
20020186044, | |||
20030001615, | |||
20030023762, | |||
20030085733, | |||
20030227056, | |||
20040178819, | |||
20040268286, | |||
20050023656, | |||
20060195729, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Jul 24 2011 | Tier Logic, Inc | YAKIMISHU CO LTD , L L C | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 051410 | /0232 | |
Jul 24 2011 | YAKIMISHU CO LTD , L L C | CALLAHAN CELLULAR L L C | MERGER SEE DOCUMENT FOR DETAILS | 036829 | /0821 | |
Dec 23 2019 | CALLAHAN CELLULAR L L C | INTELLECTUAL VENTURES ASSETS 154 LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 051464 | /0389 | |
Dec 30 2019 | INTELLECTUAL VENTURES ASSETS 154 LLC | LIBERTY PATENTS LLC | ASSIGNMENT OF ASSIGNORS INTEREST SEE DOCUMENT FOR DETAILS | 051709 | /0805 |
Date | Maintenance Fee Events |
Aug 29 2017 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Oct 18 2021 | REM: Maintenance Fee Reminder Mailed. |
Apr 04 2022 | EXP: Patent Expired for Failure to Pay Maintenance Fees. |
Date | Maintenance Schedule |
Sep 02 2017 | 4 years fee payment window open |
Mar 02 2018 | 6 months grace period start (w surcharge) |
Sep 02 2018 | patent expiry (for year 4) |
Sep 02 2020 | 2 years to revive unintentionally abandoned end. (for year 4) |
Sep 02 2021 | 8 years fee payment window open |
Mar 02 2022 | 6 months grace period start (w surcharge) |
Sep 02 2022 | patent expiry (for year 8) |
Sep 02 2024 | 2 years to revive unintentionally abandoned end. (for year 8) |
Sep 02 2025 | 12 years fee payment window open |
Mar 02 2026 | 6 months grace period start (w surcharge) |
Sep 02 2026 | patent expiry (for year 12) |
Sep 02 2028 | 2 years to revive unintentionally abandoned end. (for year 12) |