A stacked microelectronic assembly includes a dielectric element and a first and second microelectronic element stacked one on top of the other with the first microelectronic element underlying at least a portion of the second microelectronic element. The first microelectronic element and the second microelectronic element have front surfaces on which exposed on a central region of the front surface are contacts. A spacer layer may be provided under a portion of the second microelectronic element opposite a portion of the second microelectronic element overlying the first microelectronic element. Additionally, a third microelectronic element may be substituted in for the spacer layer so that the first microelectronic element and the third microelectronic element are underlying opposing sides of the second microelectronic element.
|
1. A microelectronic assembly comprising:
a dielectric element having an upwardly-facing first surface and a downwardly-facing second surface and having, terminals exposed at said second surface, a first aperture, and a second aperture;
a first microelectronic element overlying said dielectric element, the first microelectronic element having an upwardly-facing rear surface and a downwardly-facing front surface and having contacts exposed at said front surface; and
a second microelectronic element having an upwardly-facing rear surface and a downwardly-facing front surface, having contacts exposed at said front surface, said front surface of said second microelectronic element including a central region and a first and second end region regions on opposite sides of said central region, said contacts of said second microelectronic element being disposed in said central region and facing downwardly toward said dielectric element, said first side end region overlying said first microelectronic element, said central region and said second side end region projecting outwardly from said first microelectronic element, said first aperture underlying said contacts of said first microelectronic element, said second aperture underlying said contacts of said second microelectronic element, wherein said first and second microelectronic elements are electrically connected with said terminals.
2. The microelectronic assembly of
0. 3. The microelectronic assembly of
0. 4. The microelectronic assembly of
5. The microelectronic assembly of
6. The microelectronic assembly of
7. The microelectronic assembly of
8. The microelectronic assembly of
9. The microelectronic assembly of
10. The microelectronic assembly of
11. The microelectronic assembly of
12. The microelectronic assembly of
13. The microelectronic assembly of
14. The microelectronic assembly of
15. The microelectronic assembly of
0. 16. A microelectronic assembly comprising:
a dielectric element having an upwardly-facing first surface and a downwardly-facing second surface and having terminals exposed at said second surface;
a first microelectronic element having an upwardly-facing rear surface and a downwardly-facing front surface and having contacts exposed at said front surface; and
a second microelectronic element having an upwardly-facing rear surface and a downwardly-facing front surface, having contacts exposed at said front surface, said front surface of said second microelectronic element including a central region and a first and second region on opposite sides of said central region, said contacts of said second microelectronic element being disposed in said central region, further wherein said first side region overlies said first microelectronic element, said central region and said second side region projecting outwardly from said first microelectronic element wherein said first and second microelectronic elements are electrically connected with said terminals.
0. 17. A microelectronic assembly comprising:
a first microelectronic element having an upwardly-facing rear surface and a downwardly-facing front surface and having contacts exposed at said front surface; and
a second microelectronic element having an upwardly-facing rear surface and a downwardly-facing front surface, having contacts exposed at said front surface, said front surface of said second microelectronic element including a central region and a first and second end region on opposite sides of said central region, said contacts of said second microelectronic element being disposed in said central region, said first side region overlying said first microelectronic element, said central region and said second side region projecting outwardly from said first microelectronic element.
0. 18. The microelectronic assembly of
0. 19. The microelectronic assembly of
0. 20. The microelectronic assembly of
0. 21. The microelectronic assembly of
0. 22. The microelectronic assembly of
0. 23. The microelectronic assembly of
0. 24. The microelectronic assembly of
0. 25. The microelectronic assembly of
0. 26. The microelectronic assembly of
0. 27. The microelectronic element assembly of
0. 28. The microelectronic assembly of claim 1, wherein said dielectric element includes a first intermediate portion disposed between said first and second apertures, and said terminals include intermediate terminals disposed on said first intermediate portion.
0. 29. The microelectronic assembly of claim 28 further comprising a third microelectronic element overlying said dielectric element, wherein said second end region of said second microelectronic element overlies said third microelectronic element.
0. 30. The microelectronic assembly of claim 28 wherein said third microelectronic element has an upwardly-facing rear surface, a downwardly-facing front surface and contacts exposed at the front surface of the third microelectronic element.
0. 31. The microelectronic assembly of claim 30 wherein said dielectric element includes a third aperture underlying said contacts of said third microelectronic element.
0. 32. The microelectronic assembly of claim 31 wherein said dielectric element includes a second intermediate portion disposed between said second and third apertures and said terminals include second intermediate terminals disposed on said second intermediate portion.
0. 33. The microelectronic assembly of claim 1, further comprising leads extending through said apertures, said contacts being connected to said terminals via said leads.
0. 34. The microelectronic assembly of claim 33, wherein said leads include first leads extending through said first aperture to said contacts of said first microelectronic element and second leads extending through said second aperture to said contacts of said second microelectronic element.
0. 35. The microelectronic assembly of claim 33 wherein said dielectric element includes bond pads exposed at said second surface and electrically connected to said terminals, and said leads include wire bonds extending through said apertures from said contacts to said bond pads.
0. 36. The microelectronic assembly of claim 33, wherein said dielectric element includes a first intermediate portion disposed between said first and second apertures and said terminals include first intermediate terminals disposed on said first intermediate portion.
0. 37. The microelectronic assembly of claim 36, wherein said leads include first leads extending through said first aperture to said contacts of said first microelectronic element and second leads extending through said second aperture to said contacts of said second microelectronic element.
|
This application claims the benefit of the filing date of U.S. Provisional Patent Application No. 60/519,130 filed Nov. 12, 2003, the disclosure of which is hereby incorporated herein by reference.
The present invention relates to stacked microelectronic assemblies and methods of making such assemblies, to methods of forming such assemblies and to components useful in such assemblies.
Semiconductor chips are commonly provided as individual, prepackaged units. A standard chip has a flat, rectangular body with a large front face having contacts connected to the internal circuitry of the chip. Each individual chip typically is mounted in a package which, in turn, is mounted on a circuit panel such as a printed circuit board and which connects the contacts of the chip to conductors of the circuit panel. In many conventional designs, the chip package occupies an area of the circuit panel considerably larger than the area of the chip itself. As used in this disclosure with reference to a flat chip having a front face, the “area of the chip” should be understood as referring to the area of the front face. In “flip chip” designs, the front face of the chip confronts the face of the circuit panel and the contacts on the chip are bonded directly to the circuit panel by solder balls or other connecting elements. The “flip chip” design provides a relatively compact arrangement; each chip occupies an area of the circuit panel equal to or slightly larger than the area of the chip's front face. However, this approach suffers from cost and reliability problems. As disclosed, for example, in certain embodiments of commonly-assigned U.S. Pat. Nos. 5,148,265; 5,148,266; and 5,679,977 the disclosures of which are incorporated herein by reference.
Certain innovative mounting techniques offer compactness approaching or equal to that of conventional flip-chip bonding without the reliability and testing problems commonly encountered in that approach. Packages which can accommodate a single chip in an area of the circuit panel equal to or slightly larger than the area of the chip itself are commonly referred to as “chip-sized packages.”
Besides minimizing the planar area of the circuit panel occupied by microelectronic assembly, it is also desirable to produce a chip package that presents a low, overall height or dimension perpendicular to the plane of the circuit panel. Such thin microelectronic packages allow for placement of a circuit panel having the packages mounted therein in close proximity to neighboring structures, thus producing the overall size of the product incorporating the circuit panel. Various proposals have been advanced for providing plural chips in a single package or module. In the conventional “multi-chip module”, the chips are mounted side-by-side on a single package substrate, which in turn can be mounted to the circuit panel. This approach offers only limited reduction in the aggregate area of the circuit panel occupied by the chips. The aggregate area is still greater than the total surface area of the individual chips in the module.
It has also been proposed to package plural chips in a “stack” arrangement i.e., an arrangement where plural chips are placed one on top of another. In a stacked arrangement, several chips can be mounted in an area of the circuit panel that is less than the total area of the chips. Certain stacked chip arrangements are disclosed, for example, in certain embodiments of the aforementioned U.S. Pat. Nos. 5,679,977 and 5,148,265 patents, and U.S. Pat. No. 5,347,159, the disclosure of which is incorporated herein by reference. U.S. Pat. No. 4,941,033, also incorporated herein by reference, discloses an arrangement in which chips are stacked on top of another and interconnected with one another by conductors on so-called “wiring films” associated with the chips.
Despite these efforts in the art, further improvements would be desirable in the case of multi-chip packages for chips having contacts located substantially in central regions of the chips. Certain semiconductor chips, such as some memory chips, are commonly made with the contacts in one or two rows located substantially along a central axis of the chip.
One aspect of the present invention provides microelectronic assemblies including at least two microelectronic element elements having central contacts. A first microelectronic element faces downward and underlies a portion of the second microelectronic element. In the preferred embodiments, according to this aspect of the invention, the first and second microelectronic elements are provided with contacts located on front surfaces on the microelectronic elements. The contacts are disposed on a central region of the microelectronic elements. One or both of the microelectronic elements are electrically connected to terminals on the dielectric elements. Apertures may be included with the dielectric elements wherein the apertures underlie central regions of the microelectronic elements so that the dielectric element does not obstruct the contacts on the microelectronic elements. In certain, more preferred embodiments, terminals on the dielectric element are mobile relative to the first and second microelectronic element elements. In certain, more preferred embodiments, a spacer may be provided so as to underlie a second portion of the second microelectronic element. The spacer layer is placed on an opposing side of the second microelectronic element as compared to the first microelectronic element with the central region of the second microelectronic element being located between the spacer and the first microelectronic element. An adhesive layer may be used to connect the spacer layer or the first microelectronic element or both to the second microelectronic element.
A stacked assembly, according to a further aspect of the present invention, includes a first microelectronic element, a second microelectronic element and a third microelectronic element. Each microelectronic element has contacts disposed on its front surface about a central region of the element. The second microelectronic element overlies a portion of the first microelectronic element and the third microelectronic element; however, the central region of the second microelectronic element is unencumbered by either of the two. The first microelectronic element and the second microelectronic element may have substantially similar structures. As with the previous embodiment of the present invention, an adhesive layer may be provided so as to connect the first and/or third microelectronic elements to the second microelectronic element. A dielectric element may be provided so as to underlie all of the microelectronic elements; however, apertures in the dielectric element are provided underlying central regions of the microelectronic elements so as to not encumber contacts disposed on these elements. As with the first embodiment of the present invention, wire leads connect the microelectronic elements to conductive features located on the dielectric element. In either of the embodiments, wire bonds connecting contacts on the microelectronic elements to conductive elements on the dielectric element may also take the form of wire leads, frangible leads, strip-like leads or the like.
A stacked assembly, according to even still a further aspect of the present invention, may include a first microelectronic element and a second microelectronic element. Both microelectronic elements having contacts disposed along their central regions may be directly connected to a circuit board or other microelectronic element via a mass of conductive material. Examples of this massive conductive material include solder, solder-core ball mass, a spring with solder fill, lands solder or the like. As is consistent with the stacked assemblies of the present invention, the second microelectronic element overlies at least a portion of the first microelectronic element. A spacer layer may be provided so as to underline a portion of the second microelectronic element opposite the first microelectronic element. Furthermore, the spacer layer may take the form of a third microelectronic element also being directly connected to a circuit board or the like.
In yet a still further aspect of the present invention, underlying microelectronic elements, such as the first microelectronic element and the third microelectronic element of any of the four described assemblies, may include bond ribbons. Bond ribbons may be used for connecting contacts disposed on the front surface of the microelectronic elements to terminals on the front surface of a dielectric element. Bond ribbons may be connected to the contacts of the underlying microelectronic elements and may be deformed to a vertical extensive position by moving the microelectronic elements and the dielectric element away from one another.
As with all embodiments of the present invention, an encapsulant material may be provided so as to cover and protect components of the microelectronic elements.
As shown in
Contacts 20 on the first microelectronic element 12 are exposed within central region 13 of front surface 16. For example, contacts 20 may be formed as one or two parallel rows adjacent to the center of surface 16. Microelectronic element 14 is arranged similarly to microelectronic element 12, in that it has a front surface 22, a back surface 24 opposite the front surface and electrical contacts 26 are exposed on the front surface 22. Microelectronic element 14 also includes a central region 19 and first and second end regions 21 and 23 adjacent to central region 19. In the first embodiment of the invention, as shown in
The front surface 16 of the first microelectronic element faces downwardly. Second microelectronic element 14 overlies first microelectronic element 12 with the front surface 22 of the second microelectronic element also facing downwardly. Front surface 22 of second microelectronic element 14 and back surface 18 of first microelectronic element 12 confront each other in a “front-to-back” configuration. With regard to the present disclosure, terms such as “downwardly” or “upwardly” are used to describe directions that are opposed to each other without regard to any gravitational frame of reference. Similarly, terms such as “over” and “under”, or “above” and “below” are used to describe the relative position to elements or assembly within the frame of reference of the assembly itself.
Second end region 23 of microelectronic element 14 overlies first end region 15 of microelectronic element 12. The actual percentage of microelectronic element 14 which overlies microelectronic element 12 is not important but what is important is that the portion of front surface 22 of microelectronic element 14 which has disposed within in it contacts 26, i.e. central region 19, does not overlie microelectronic element 12. Thus specific dimensions of central region 19 and first and second end regions 21 and 23 may fluctuate depending on where and how many contacts 26 are disposed on front surface 22. Furthermore, a sufficient area of front surface 22 should overlie microelectronic element 12 so as to support microelectronic element 14.
The assembly also includes a dielectric element 30 having a first surface 32 and a second surface 34 with electrically conductive terminals 36 exposed on second surface 34. Dielectric element 30 includes aperture 33 located substantially under central region 13 of microelectronic element 12 so as not to obstruct contacts 20. Microelectronic element 12 is disposed over first surface 32 of dielectric element 30 in a downwardly-facing orientation with front surface 16 confronting upwardly-facing first surface 32. Preferably, dielectric element 30 comprises a layer of flexible material, such as a layer of polyimide, BT resin or other dielectric material of the type commonly utilized for making tape automated bonding (“TAB”) tapes, or a relatively rigid, board-like material such as a thick layer of fiber-reinforced epoxy as, for example, an Fr-4 or Fr-5 board and a layer of a die attach adhesive 31 defining the first surface 32. Dielectric element 30 also includes additional conductive features including bond pads 40 exposed on second surface 34 and conductive traces 42 connecting bond pads 40 to terminals 36.
As shown in
Most preferably, all of the conductive features on the dielectric element are formed from a single layer of metal. This avoids the need for precise registration between multiple layers of metallic features and formation of interconnections between such layers during manufacture of the dielectric element. Additional metallic features (not shown) such as conductive planes for use as ground planes or power distribution planes may be provided.
An adhesive layer 60 may connect microelectronic elements 12 and 14. Adhesive layer 60 may be a die-attach adhesive, and may be comprised of low elastic modulus material such as a silicone elastomer. However, where the two microelectronic elements are conventional semiconductor chips formed from the same material, they will tend to expand and contract in unison in response to temperature changes and, accordingly, a relatively rigid attachment as, for example, a thin layer of a high elastic modulus adhesive or solder can be employed.
As illustrated in
Assembly 10 may further include an encapsulant 80 that covers leads 50, 70 and protects the microelectronic elements 12, 14. The encapsulant may also be provided between the front surfaces 16, 22 and the first surface 32, thoroughly surrounding leads 50, 70, and may fill open spaces between microelectronic elements 12 and 14. Preferred encapsulants comprise flexibilized epoxies or silicone elastomers.
Assembly 10 may further include a plurality of joining units, such as eutectic solder balls 81, as shown in
Preferred combinations of the features described above allow the manufacture of a two-chip center stack assembly having a thickness of less than 1.2 mm above the terminals 36. More preferably, such a thickness will be 0.7 mm (700 microns) or less.
In preferred embodiments of the present invention, joining units or solder balls 81 have a height of about 300 microns or less; more preferably, about 200 microns or less, and most preferably about 100 microns or less. Thus the overall height of the assembly above the circuit panel after assembly, including the height of the joining units, most preferably is about 1.5 mm or less, and most preferably about 1.3 mm or less. Joining units having such low heights, also know as “fine pitch” joining units, may be used to beneficially affect the assemblies wherein the terminals are moveable with respect to the microelectronic elements and relative to the contacts on the microelectronic elements. As discussed above, this moveability relieves the mechanical strain or deformation generated by differential thermal expansion of the microelectronic elements. Some of the deformation may also be relieved by flexure of the joining units connecting the assembly to a circuit panel, such as a printed circuit board. Larger joining units can flex to a greater extent than smaller ones and, therefore, relieve a greater amount of deformation without failure due to fatigue of the joining units. In preferred embodiments of the present invention, the movement of the terminals relative to microelectronic elements relieves a significant portion of such deformation, allowing the use of relatively small joining units while still maintaining acceptable levels of reliability. However, moveability is not essential in all embodiments.
An alternate embodiment of the present invention is shown in
Encapsulant 180 may be provided so as to protect and seal assembly 100, similar to assembly 10. In addition, in embodiments that do not include a separate spacer layer 164, the encapsulant may also be provided between the front surfaces 116, 122 and the first surface 132, thoroughly surrounding leads 150, 170, and may fill open spaces between microelectronic elements 112 and 114.
It is preferred, although not necessary to the invention, that microelectronic elements 112 and 114 are attached to each other by means such as adhesive layer 160. It is also preferred that microelectronic element 114 and spacer layer 164 are attached to each other by adhesive layer 160.
In a third embodiment shown in
Similar to microelectronic 12 of
The assembly 200 can be thought of as a brick wall having an A-B-A configuration wherein A designates a lower tier element such as first microelectronic element 212 or third microelectronic element 202, and B designates an upper tier microelectronic element such as second microelectronic element 214, and with the contact-bearing central regions arranged in the order indicated. Each upper tier element B overlies a portion of at least one lower tier element A and A′ so as to form the structure shown in
As shown in
In an alternate embodiment of the present invention as shown in
In a further alternate embodiment as shown in
The embodiment shown in
Although the invention herein has been described with reference to particular embodiments, it is to be understood that these embodiments are merely illustrative of the principles and applications of the present invention. It is therefore to be understood that numerous modifications may be made to the illustrative embodiments and that other arrangements may be devised without departing from the spirit and scope of the present invention as defined by the appended claims.
Patent | Priority | Assignee | Title |
10622289, | Apr 21 2011 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
9312239, | Oct 19 2010 | Tessera, Inc. | Enhanced stacked microelectronic assemblies with central contacts and improved thermal characteristics |
9312244, | Apr 21 2011 | Tessera, Inc. | Multiple die stacking for two or more die |
9349672, | Aug 16 2007 | Tessera, Inc. | Microelectronic package |
9437579, | Apr 21 2011 | Tessera, Inc. | Multiple die face-down stacking for two or more die |
9640515, | Apr 21 2011 | Tessera, Inc. | Multiple die stacking for two or more die |
9735093, | Apr 21 2011 | Tessera, Inc. | Stacked chip-on-board module with edge connector |
9806017, | Apr 21 2011 | Tessera, Inc. | Flip-chip, face-up and face-down centerbond memory wirebond assemblies |
Patent | Priority | Assignee | Title |
3390308, | |||
3923359, | |||
4371744, | Oct 03 1977 | Compagnie Internationale pour l'Informatique Cii-Honeywell Bull (Societe | Substrate for interconnecting electronic integrated circuit components having a repair arrangement enabling modification of connections to a mounted chip device |
4371912, | Oct 01 1980 | Motorola, Inc. | Method of mounting interrelated components |
4489364, | Dec 31 1981 | International Business Machines Corporation | Chip carrier with embedded engineering change lines with severable periodically spaced bridging connectors on the chip supporting surface |
4540226, | Jan 03 1983 | Texas Instruments Incorporated | Intelligent electronic connection socket |
4551746, | Oct 05 1982 | Mayo Foundation for Medical Education and Research | Leadless chip carrier apparatus providing an improved transmission line environment and improved heat dissipation |
4558397, | Dec 19 1983 | AMP Incorporated | Interposer connector for surface mounting a ceramic chip carrier to a printed circuit board |
4638348, | Aug 10 1982 | DOWTY ELECTRONIC COMPONENTS LIMITED, FASSETTS ROAD, LOUDWATER, BUCKINGHAMSHIRE | Semiconductor chip carrier |
4734825, | Sep 05 1986 | Motorola Inc. | Integrated circuit stackable package |
4754316, | Jun 03 1982 | Texas Instruments Incorporated | Solid state interconnection system for three dimensional integrated circuit structures |
4761681, | Sep 08 1982 | Texas Instruments Incorporated | Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration |
4841355, | Feb 10 1988 | Amdahl Corporation | Three-dimensional microelectronic package for semiconductor chips |
4868712, | Feb 04 1987 | Three dimensional integrated circuit package | |
4897918, | Jul 16 1985 | Nippon Telegraph and Telephone | Method of manufacturing an interboard connection terminal |
4956694, | Nov 04 1988 | TWILIGHT TECHNOLOGY, INC | Integrated circuit chip stacking |
4982265, | Jun 24 1987 | Hitachi, Ltd.; Hitachi Tobu Semiconductor, Ltd.; Akita Electronics Co., Ltd. | Semiconductor integrated circuit device and method of manufacturing the same |
4994902, | Nov 30 1988 | Hitachi, Ltd.; Hitachi Microcomputer Engineering Ltd. | Semiconductor devices and electronic system incorporating them |
4996583, | Feb 15 1989 | Matsushita Electric Industrial Co., Ltd. | Stack type semiconductor package |
4996587, | Apr 10 1989 | International Business Machines Corporation | Integrated semiconductor chip package |
5028986, | Dec 28 1987 | Hitachi, Ltd.; HitachiTobu Semiconductor, Ltd. | Semiconductor device and semiconductor module with a plurality of stacked semiconductor devices |
5045921, | Dec 26 1989 | Motorola, Inc. | Pad array carrier IC device using flexible tape |
5117282, | Oct 29 1990 | Intersil Corporation | Stacked configuration for integrated circuit devices |
5128831, | Oct 31 1991 | Micron Technology, Inc. | High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias |
5138438, | Jun 24 1987 | Akita Electronics Co. Ltd.; Hitachi Ltd.; Hitachi Semiconductor Ltd. | Lead connections means for stacked tab packaged IC chips |
5148265, | Sep 24 1990 | Tessera, Inc | Semiconductor chip assemblies with fan-in leads |
5172303, | Nov 23 1990 | Motorola, Inc. | Electronic component assembly |
5198888, | Dec 28 1987 | Hitachi, Ltd.; Hitachi Tobu Semiconductor, Ltd. | Semiconductor stacked device |
5222014, | Mar 02 1992 | Freescale Semiconductor, Inc | Three-dimensional multi-chip pad array carrier |
5247423, | May 26 1992 | Freescale Semiconductor, Inc | Stacking three dimensional leadless multi-chip module and method for making the same |
5266912, | Aug 19 1992 | Micron Technology, Inc.; Micron Technology, Inc | Inherently impedance matched multiple integrated circuit module |
5281852, | Dec 10 1991 | Semiconductor device including stacked die | |
5311401, | Jul 09 1991 | HE HOLDINGS, INC , A DELAWARE CORP ; Raytheon Company | Stacked chip assembly and manufacturing method therefor |
5313096, | Mar 16 1992 | STAKTEK GROUP L P | IC chip package having chip attached to and wire bonded within an overlying substrate |
5334875, | Dec 28 1987 | Hitachi, Ltd.; Hitachi Tobu Semiconductor, Ltd. | Stacked semiconductor memory device and semiconductor memory module containing the same |
5337077, | Mar 20 1992 | MARK IV IDS CORP | Electromagnetic shutter |
5376825, | Oct 22 1990 | Seiko Epson Corporation | Integrated circuit package for flexible computer system alternative architectures |
5384689, | Dec 20 1993 | SHEN, MING-TUNG | Integrated circuit chip including superimposed upper and lower printed circuit boards |
5397916, | Dec 10 1991 | Semiconductor device including stacked die | |
5412247, | Jul 28 1989 | The Charles Stark Draper Laboratory, Inc. | Protection and packaging system for semiconductor devices |
5455740, | Mar 07 1994 | OVID DATA CO LLC | Bus communication system for stacked high density integrated circuit packages |
5479318, | Mar 07 1994 | OVID DATA CO LLC | Bus communication system for stacked high density integrated circuit packages with trifurcated distal lead ends |
5489749, | Jul 24 1992 | Tessera, Inc. | Semiconductor connection components and method with releasable lead support |
5543664, | Aug 01 1990 | STAKTEK GROUP L P | Ultra high density integrated circuit package |
5548091, | Oct 26 1993 | Tessera, Inc | Semiconductor chip connection components with adhesives and methods for bonding to the chip |
5552631, | Jun 04 1992 | LSI Logic Corporation | Semiconductor device assembly including power or ground plane which is provided on opposite surface of insulating layer from signal traces, and is exposed to central opening in insulating layer for interconnection to semiconductor die |
5552963, | Mar 07 1994 | STAKTEK GROUP L P | Bus communication system for stacked high density integrated circuit packages |
5600541, | Dec 08 1993 | Hughes Aircraft Company | Vertical IC chip stack with discrete chip carriers formed from dielectric tape |
5608265, | Mar 17 1993 | Renesas Electronics Corporation | Encapsulated semiconductor device package having holes for electrically conductive material |
5616958, | Jan 25 1995 | International Business Machines Corporation; IBM Corporation | Electronic package |
5625221, | Mar 03 1994 | SAMSUNG ELECTRONIC CO , LTD | Semiconductor assembly for a three-dimensional integrated circuit package |
5637536, | Aug 13 1993 | Thomson-CSF | Method for interconnecting semiconductor chips in three dimensions, and component resulting therefrom |
5639695, | Nov 02 1994 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Low-profile ball-grid array semiconductor package and method |
5642261, | Dec 20 1993 | SGS-Thomson Microelectronics, Inc.; SGS-THOMSON MICROELECTRONICS, INC ATTN: LISA K JORGENSON | Ball-grid-array integrated circuit package with solder-connected thermal conductor |
5656856, | Jun 09 1994 | SAMSUNG ELECTRONICS CO , LTD | Reduced noise semiconductor package stack |
5659952, | Sep 20 1994 | Tessera, Inc | Method of fabricating compliant interface for semiconductor chip |
5668405, | Sep 14 1994 | NEC Corporation | Semiconductor device with a film carrier tape |
5677566, | May 08 1995 | NANYA | Semiconductor chip package |
5681777, | Jun 04 1992 | LSI Logic Corporation | Process for manufacturing a multi-layer tab tape semiconductor device |
5701031, | Apr 26 1990 | Hitachi, Ltd. | Sealed stacked arrangement of semiconductor devices |
5734555, | Mar 30 1994 | Intel Corporation | Shared socket multi-chip module and/or piggyback pin grid array package |
5751063, | Sep 18 1995 | NEC Corporation | Multi-chip module |
5783870, | Mar 16 1995 | National Semiconductor Corporation | Method for connecting packages of a stacked ball grid array structure |
5784264, | Nov 28 1994 | Godo Kaisha IP Bridge 1 | MCM (Multi Chip Module) carrier with external connection teminals BGA (Ball Grid Array) type matrix array form |
5801439, | Apr 20 1994 | Fujitsu Limited | Semiconductor device and semiconductor device unit for a stack arrangement |
5804874, | Mar 08 1996 | Samsung Electronics Co., Ltd. | Stacked chip package device employing a plurality of lead on chip type semiconductor chips |
5834339, | Mar 07 1996 | TESSERA, INC A CORPORATION OF DELAWARE | Methods for providing void-free layers for semiconductor assemblies |
5835988, | Mar 27 1996 | Mitsubishi Denki Kabushiki Kaisha | Packed semiconductor device with wrap around external leads |
5844315, | Mar 26 1996 | SHENZHEN XINGUODU TECHNOLOGY CO , LTD | Low-profile microelectronic package |
5861666, | Aug 29 1996 | Tessera, Inc | Stacked chip assembly |
5883426, | Apr 18 1996 | Godo Kaisha IP Bridge 1 | Stack module |
5977640, | Jun 26 1998 | International Business Machines Corporation | Highly integrated chip-on-chip packaging |
6030856, | Jun 10 1996 | Tessera, Inc | Bondable compliant pads for packaging of a semiconductor chip and method therefor |
6072233, | May 04 1998 | Round Rock Research, LLC | Stackable ball grid array package |
6093029, | Sep 08 1998 | Altera Corporation | Vertically stackable integrated circuit |
6180881, | May 05 1998 | ENTORIAN TECHNOLOGIES L P | Chip stack and method of making same |
6188028, | Jun 09 1997 | Tessera, Inc | Multilayer structure with interlocking protrusions |
6195268, | Jun 09 1997 | HANGER SOLUTIONS, LLC | Stacking layers containing enclosed IC chips |
6218848, | Feb 25 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor probe card having resistance measuring circuitry and method of fabrication |
6232152, | May 19 1994 | Tessera, Inc | Method of manufacturing a plurality of semiconductor packages and the resulting semiconductor package structures |
6268649, | May 04 1998 | Round Rock Research, LLC | Stackable ball grid array package |
6291259, | May 30 1998 | CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC | Stackable ball grid array semiconductor package and fabrication method thereof |
6303997, | Apr 08 1998 | AMKOR TECHNOLOGY SINGAPORE HOLDING PTE LTD | Thin, stackable semiconductor packages |
6313522, | Aug 28 1998 | U S BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT | Semiconductor structure having stacked semiconductor devices |
6335565, | Dec 04 1996 | TESSERA ADVANCED TECHNOLOGIES, INC | Semiconductor device |
6342728, | Mar 22 1996 | Renesas Electronics Corporation | Semiconductor device and manufacturing method thereof |
6369445, | Jun 19 2000 | Advantest Corporation | Method and apparatus for edge connection between elements of an integrated circuit |
6388264, | Mar 28 1997 | Data Device Corporation | Optocoupler package being hermetically sealed |
6462421, | Apr 10 2000 | Advanced Semicondcutor Engineering, Inc. | Multichip module |
6496026, | May 20 1996 | MicroConnect LLC | Method of manufacturing and testing an electronic device using a contact device having fingers and a mechanical ground |
6515870, | Nov 27 2000 | Intel Corporation | Package integrated faraday cage to reduce electromagnetic emissions from an integrated circuit |
6703713, | Sep 10 2002 | Siliconware Precision Industries Co., Ltd. | Window-type multi-chip semiconductor package |
6818474, | Dec 29 2001 | Hynix Semiconductor Inc. | Method for manufacturing stacked chip package |
7294928, | Sep 06 2002 | Tessera, Inc | Components, methods and assemblies for stacked packages |
8288862, | Feb 21 2002 | UTAC HEADQUARTERS PTE LTD | Multiple die stack package |
JP52075981, | |||
JP5661151, | |||
JP5731166, | |||
JP58178529, | |||
JP60194548, | |||
JP61029140, | |||
JP61101067, | |||
JP61120454, | |||
JP61137335, | |||
JP61255046, | |||
JP6318654, | |||
JP6471162, | |||
WO3019654, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 19 2013 | Tessera, Inc. | (assignment on the face of the patent) | / | |||
Dec 01 2016 | Tessera, Inc | ROYAL BANK OF CANADA, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 040797 | /0001 | |
Dec 01 2016 | TESSERA ADVANCED TECHNOLOGIES, INC | ROYAL BANK OF CANADA, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 040797 | /0001 | |
Dec 01 2016 | ZIPTRONIX, INC | ROYAL BANK OF CANADA, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 040797 | /0001 | |
Dec 01 2016 | DigitalOptics Corporation | ROYAL BANK OF CANADA, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 040797 | /0001 | |
Dec 01 2016 | DigitalOptics Corporation MEMS | ROYAL BANK OF CANADA, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 040797 | /0001 | |
Dec 01 2016 | DTS, LLC | ROYAL BANK OF CANADA, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 040797 | /0001 | |
Dec 01 2016 | PHORUS, INC | ROYAL BANK OF CANADA, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 040797 | /0001 | |
Dec 01 2016 | iBiquity Digital Corporation | ROYAL BANK OF CANADA, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 040797 | /0001 | |
Dec 01 2016 | Invensas Corporation | ROYAL BANK OF CANADA, AS COLLATERAL AGENT | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 040797 | /0001 | |
Jun 01 2020 | DTS, INC | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | Rovi Solutions Corporation | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | ROYAL BANK OF CANADA | Tessera, Inc | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052920 | /0001 | |
Jun 01 2020 | ROYAL BANK OF CANADA | INVENSAS BONDING TECHNOLOGIES, INC F K A ZIPTRONIX, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052920 | /0001 | |
Jun 01 2020 | ROYAL BANK OF CANADA | FOTONATION CORPORATION F K A DIGITALOPTICS CORPORATION AND F K A DIGITALOPTICS CORPORATION MEMS | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052920 | /0001 | |
Jun 01 2020 | ROYAL BANK OF CANADA | Invensas Corporation | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052920 | /0001 | |
Jun 01 2020 | ROYAL BANK OF CANADA | TESSERA ADVANCED TECHNOLOGIES, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052920 | /0001 | |
Jun 01 2020 | ROYAL BANK OF CANADA | DTS, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052920 | /0001 | |
Jun 01 2020 | ROYAL BANK OF CANADA | PHORUS, INC | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052920 | /0001 | |
Jun 01 2020 | Rovi Technologies Corporation | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | Rovi Guides, Inc | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | PHORUS, INC | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | iBiquity Digital Corporation | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | TESSERA ADVANCED TECHNOLOGIES, INC | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | Tessera, Inc | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | INVENSAS BONDING TECHNOLOGIES, INC | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | Invensas Corporation | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | Veveo, Inc | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | TIVO SOLUTIONS INC | BANK OF AMERICA, N A | SECURITY INTEREST SEE DOCUMENT FOR DETAILS | 053468 | /0001 | |
Jun 01 2020 | ROYAL BANK OF CANADA | iBiquity Digital Corporation | RELEASE BY SECURED PARTY SEE DOCUMENT FOR DETAILS | 052920 | /0001 |
Date | Maintenance Fee Events |
Dec 13 2017 | M1553: Payment of Maintenance Fee, 12th Year, Large Entity. |
Date | Maintenance Schedule |
Apr 14 2018 | 4 years fee payment window open |
Oct 14 2018 | 6 months grace period start (w surcharge) |
Apr 14 2019 | patent expiry (for year 4) |
Apr 14 2021 | 2 years to revive unintentionally abandoned end. (for year 4) |
Apr 14 2022 | 8 years fee payment window open |
Oct 14 2022 | 6 months grace period start (w surcharge) |
Apr 14 2023 | patent expiry (for year 8) |
Apr 14 2025 | 2 years to revive unintentionally abandoned end. (for year 8) |
Apr 14 2026 | 12 years fee payment window open |
Oct 14 2026 | 6 months grace period start (w surcharge) |
Apr 14 2027 | patent expiry (for year 12) |
Apr 14 2029 | 2 years to revive unintentionally abandoned end. (for year 12) |