A frame generating apparatus accommodating a client signal in an optical data transfer unit frame with a higher bit rate than the client signal includes a deserializer, a plurality of generic mapping procedure circuits, and a serializer. The deserializer deserializes the client signal into parallel signals, the number of parallel signals corresponding to the number of tributary slots used in the optical data transfer unit frame. The plurality of generic mapping procedure circuits inserts data and stuff into a frame accommodating portion of the optical data transfer unit frame based on a difference in the bit rate between the client signal and the optical data transfer unit frame. The serializer serializes the parallel signals output from the plurality of generic mapping procedure circuits.
|
10. A frame generating apparatus comprising:
a deserializer that deserializes a client signal into parallel signals, the number of parallel signals corresponding to the number of tributary slots used in a an optical data transfer unit frame; and
a plurality of generic mapping procedure circuits that in accordance with an address inserts data into a frame accommodating portion of the optical data transfer unit frame when a first expression (N×Cn) mod Tb<Cn is satisfied, and inserts stuff into the frame accommodating portion of the optical data transfer unit frame when a second expression (N×Cn) mod Tb≥Cn is satisfied, “N” representing the address assigned to the frame accommodating portion of the optical data transfer unit frame, “Cn” representing (a bit rate of a client signal)÷(a bit rate of the optical data transfer unit frame)÷×(the total number of bytes in the frame accommodating portion of the optical data transfer unit frame), “Tb” representing the total number of bytes in a signal accommodating portion, and “mod” representing a remainder operator.
4. A frame generating method for accommodating mapping a client signal in into an optical data transfer unit frame with a higher bit rate than the client signal, the method comprising:
mapping a group of m successive bytes of the client signal into a group of m successive bytes of the optical data transfer unit frame, where m is the number of tributary slots of the optical data transfer unit frame;
deserializing, by an apparatus, the client signal into parallel signals, the number of parallel signals corresponding to the number of tributary slots used in the optical data transfer unit frame;
inserting, by an apparatus, data and stuff into a frame accommodating portion of the optical data transfer unit frame based on a difference in bit rate between the client signal and the optical data transfer unit frame; and
serializing, by an apparatus, the parallel signals after inserting data and stuff into the frame accommodating portion of the optical data transfer unit frame, wherein data is inserted inserting data into the a frame accommodating portion of the optical data transfer unit frame in accordance with an address when a first expression (N×Cn) mod Tb<Cn is satisfied, and inserting stuff is inserted into the frame accommodating portion in accordance with an address when a second expression (N×Cn) mod Tb>Cn Tb≥Cn is satisfied, “N” representing the address assigned to the frame accommodating portion of the optical data transfer unit frame, “Cn” representing (a bit rate of the client signal)÷(a bit rate of the optical data transfer unit frame)×(the a total number of bytes in the frame accommodating portion of the optical data transfer unit frame), “Tb” representing the total number of bytes in a signal accommodating portion the frame accommodating portion of the optical data transfer unit frame, and “mod” representing a remainder operator.
0. 1. A frame generating apparatus that accommodates a client signal in an optical data transfer unit frame with a higher bit rate than the client signal, the frame generating apparatus comprising:
a deserializer that deserializes the client signal into m parallel signals where m is corresponding to the number of tributary slots used in the optical data transfer unit frame;
m generic mapping procedure circuits that inserts data and stuff into a frame accommodating portion of the optical data transfer unit frame based on a difference in the bit rate between the client signal and the optical data transfer unit frame; and
a serializer that serializes the m parallel signals output from m generic mapping procedure circuits,
wherein m generic mapping procedure circuits that in accordance with an address inserts data into the frame accommodating portion of the optical data transfer unit frame when a first expression (N×Cn) mod Tb<Cn is satisfied, and inserts stuff into the frame accommodating portion of the optical data transfer unit frame when a second expression (N×Cn) mod Tb≥Cn is satisfied, “N” representing the address assigned to the frame accommodating portion of the optical data transfer unit frame, “Cn” representing (a bit rate of the client signal)÷(a bit rate of the optical data transfer unit frame)×(the total number of bytes in the frame accommodating portion of the optical data transfer unit frame),“Tb” representing the total number of bytes in a signal accommodating portion, and “mod” representing a remainder operator.
0. 2. The frame generating apparatus according to
an optical data transfer unit generator accommodating a signal from the serializer in the optical data transfer unit frame,
wherein the frame accommodating portion includes a plurality of rows, and
wherein the optical data transfer unit generator sequentially assigns addresses in accordance with the number of tributary slots in each row of the frame accommodating portion.
0. 3. The frame generating apparatus according to
wherein the optical data transfer unit generator accommodates the signal from the serializer in the optical data transfer unit frame by regarding two types of optical data transfer unit frames of eighty types of optical data transfer unit frames as one set and forty sets of the optical data transfer unit frames as one multi-frame cycle.
5. The method according to
wherein the stuff is inserted into the frame accommodating portion of the optical data transfer unit frame in a dispersed manner.
6. The method according to
accommodating a signal from the serializer the data or the stuff in the frame accommodating portion of optical data transfer unit frame,
wherein the frame accommodating portion includes a plurality of rows, and
wherein addresses are sequentially assigned in accordance with the number of tributary slots in each row of the frame accommodating portion in accommodating the signal from the serializer.
7. The method according to
wherein accommodating the signal from the serializer in data or the stuff in the frame accommodating portion of the optical data transfer unit frame by regarding two types of optical data transfer unit frames of eighty types of optical data transfer unit frames as one set and forty sets of the optical data transfer unit frames as one multi-frame cycle.
8. The method according to
generating an optical transfer unit frame by multiplexing the plurality of optical data transfer unit frames,
wherein tributary slots have corresponding tributary port numbers, and
wherein the tributary port numbers corresponding to tributary slots are stored in an optical channel payload unit overhead in generating an optical transfer unit frame.
9. The method according to
wherein a type of the client signal is further stored in the optical channel payload unit overhead in generating an optical transfer unit frame.
0. 11. A frame generating apparatus that accommodates a client signal in an optical data transfer unit frame with a higher bit rate than the client signal, the frame generating apparatus comprising:
a generic mapping procedure circuit that inserts data or stuff into a frame accommodating portion of the optical data transfer unit frame based on a difference in the bit rate between the client signal and the optical data transfer unit frame and maps a group of m successive bytes of the client signal into a group of m successive bytes of the optical data transfer unit frame, where m is the number of tributary slots of the optical data transfer unit frame; and
wherein the generic mapping procedure circuit that in accordance with an address inserts data into the frame accommodating portion of the optical data transfer unit frame when a first expression (N×Cn) mod Tb<Cn is satisfied, and inserts stuff into the frame accommodating portion of the optical data transfer unit frame when a second expression (N×Cn) mod Tb≥Cn is satisfied, “N” representing the address assigned to the frame accommodating portion of the optical data transfer unit frame, “Cn” representing (a bit rate of the client signal)+(a bit rate of the optical data transfer unit frame)×(the total number of bytes in the frame accommodating portion of the optical data transfer unit frame), “Tb” representing the total number of bytes in a signal accommodating portion, and “mod” representing a remainder operator.
0. 12. The frame generating apparatus according to
0. 13. The frame generating apparatus according to
0. 14. The frame generating apparatus according to
0. 15. The frame generating apparatus according to
0. 16. The frame generating apparatus according to
an optical data transfer unit generator accommodating a client signal in the optical data transfer unit frame,
wherein the frame accommodating portion includes a plurality of rows, and
wherein the optical data transfer unit generator sequentially assigns addresses in accordance with m in each row of the frame accommodating portion, where m is the number of tributary slots of the optical data transfer unit frame.
0. 17. The frame generating apparatus according to
an optical frame unit frame generator generating an optical transfer unit frame,
wherein tributary slots have corresponding tributary port numbers, and
wherein the optical transfer unit frame generator stores the tributary port numbers corresponding to the tributary slots in an optical channel payload unit overhead.
0. 18. The frame generating apparatus according to
|
N×Cn mod(the total number of bytes in a signal accommodating portion)≥Cn (2)
N: an address assigned to the frame accommodating portion of the ODTU frame
Cn: (the bit rate of the ODUj signal)/(the bit rate of the ODTU frame)×(the total number of bytes in the frame accommodating portion of the ODTU frame)
mod: an operator for calculating a remainder (modulo)
In this case, the number of pieces of stuff to be inserted into the signal accommodating portion of the ODTU frame may be calculated by subtracting Cn from the total number of bytes in the signal accommodating portion. Next, the number of pieces of stuff when the above expression (2) is satisfied will be described. For example, a description will be given about accommodating ODU0 in OPU4 by using one set of tributary slots (TS). In this case, the total number of bytes (B) in the signal accommodating portion in 1TS is 15200. The number of TS's (Nts) used for accommodation is 1. The bit rate (fc) of ODU0 is 1.244160000 Gbps (typical value). The bit rate (fs) of 1TS in OPU4 is 1.301709251 (typical value). Thus, the number of bytes to be accommodated Cn is 14528 according to the following expression (3). In expression (3), “Int” indicates rounding up the number after the decimal point.
Cn=Int((fc/Nts)/fs×B)=Int(1.244160000/1)/1.301709251×15200)=14528 (3)
The above example shows mapping ODUj (j=0) into ODTU with a tributary slot occupation of OTU. For the case of mapping ODUj into ODTU that is occupied m tributary slots of OTU, m GMP processing circuits are uses with same Cn value. Therefore, data of ODUj or stuff are inserted into ODTU frame with m granularity manner.
Next, addresses assigned to the frame accommodating portion of the ODTU frame will be described with reference to
Referring to
In this embodiment, a description has been given about frame generation for transmitting a client signal having a bit rate under 100 Gbps at a bit rate of 100 Gbps. However, this embodiment is not limited thereto. This embodiment may also be applied to frame generation for transmitting a low-bit-rate client signal at a higher bit rate. In this case, too, an operation speed required for a GMP circuit may be decreased by deserializing a client signal into parallel signals the number of which corresponds to the number of multiple frames of an ODTU frame.
In this embodiment, the number of tributary slots in each set is 80, but the number is not limited thereto. In this case, when the number of GMP processing circuits 22 is the same as the number of tributary slots in each set, an advantage of this embodiment may be obtained.
An embodiment of the present invention has been described in detail. The present invention is not limited to this specific embodiment, and various modifications and changes are acceptable within the scope of the present invention described in the following claims.
According to the frame generating apparatus and frame generating method disclosed in the specification, ODTU frames applicable to the GMP method may be generated.
All examples and conditional language recited herein are intended for pedagogical purposes to aid the reader in understanding the invention and the concepts contributed by the inventor to furthering the art, and are to be construed as being without limitation to such specifically recited examples and conditions, nor does the organization of such examples in the specification relate to a showing of the superiority and inferiority of the invention. Although the embodiments of the present invention have been described in detail, it should be understood that the various changes, substitutions, and alterations could be made hereto without departing from the spirit and scope of the invention.
Shioda, Masahiro, Katagiri, Toru
Patent | Priority | Assignee | Title |
Patent | Priority | Assignee | Title |
5390180, | Oct 10 1991 | Summit Technology Systems, LP | SONET DS-N desynchronizer |
6882662, | Jun 07 2001 | MACOM CONNECTIVITY SOLUTIONS, LLC | Pointer adjustment wander and jitter reduction apparatus for a desynchronizer |
7020094, | Jun 13 2000 | Siemens Aktiengesellschaft | Method and system for transmitting at least one client signal within a server signal |
7729617, | Jun 04 2002 | DOWLING CONSULTING, INC ; Pivotal Decisions LLC | Flexible, dense line card architecture |
7894482, | Feb 10 2009 | Huawei Technologies Co., Ltd. | Method and device for mapping and demapping a client signal |
8204087, | Dec 19 2008 | Electronics and Telecommunications Research Institute | Multi-lane signal transmitting and receiving apparatuses |
8274892, | Oct 09 2001 | Infinera Corporation | Universal digital framer architecture for transport of client signals of any client payload and format type |
8638683, | Jul 16 2010 | Fujitsu Limited | Frame signal generating method and frame signal generating device |
8743915, | May 18 2010 | Electronics and Telecommunications Research Institute | Method and apparatus for transmitting packet in optical transport network |
8824505, | Apr 17 2007 | Huawei Technologies Co., Ltd. | Method and apparatus for transporting client signals in an optical transport network |
8958514, | Jul 12 2013 | TERA-PASS LTD | Clock recovery in communication of hierarchically encapsulated signals |
8989222, | Sep 21 2012 | MICROSEMI SOLUTIONS U S , INC | Justification insertion and removal in generic mapping procedure in an optical transport network |
9160478, | Mar 05 2013 | Lumentum Operations LLC | Reconfigurable optical add/drop multiplexor and optical switching node |
20050286521, | |||
20060104309, | |||
20070053384, | |||
20070248121, | |||
20080075113, | |||
20090046745, | |||
20140334503, | |||
CN101217334, | |||
CN1773898, | |||
JP2008113394, | |||
JP2008113395, |
Executed on | Assignor | Assignee | Conveyance | Frame | Reel | Doc |
Mar 17 2016 | Fujitsu Limited | (assignment on the face of the patent) | / |
Date | Maintenance Fee Events |
Sep 01 2021 | M1552: Payment of Maintenance Fee, 8th Year, Large Entity. |
Date | Maintenance Schedule |
Nov 13 2021 | 4 years fee payment window open |
May 13 2022 | 6 months grace period start (w surcharge) |
Nov 13 2022 | patent expiry (for year 4) |
Nov 13 2024 | 2 years to revive unintentionally abandoned end. (for year 4) |
Nov 13 2025 | 8 years fee payment window open |
May 13 2026 | 6 months grace period start (w surcharge) |
Nov 13 2026 | patent expiry (for year 8) |
Nov 13 2028 | 2 years to revive unintentionally abandoned end. (for year 8) |
Nov 13 2029 | 12 years fee payment window open |
May 13 2030 | 6 months grace period start (w surcharge) |
Nov 13 2030 | patent expiry (for year 12) |
Nov 13 2032 | 2 years to revive unintentionally abandoned end. (for year 12) |